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ABSTRACT
Reconfigurable hardware architectures have been available now for several years. Yet the application devel-
opment for such architectures is still a challenging and error-prone task, since the methods, languages, and
tools being used for development are inappropriate to handle the complexity of the problem. This hampers
the widespread utilization, despite of the numerous advantages offered by this type of architecture in terms
of computational power, flexibility, and cost.
This thesis introduces a novel approach that tackles the complexity challenge by raising the level of ab-
straction to system-level and increasing the degree of automation. The approach is centered around the
paradigms of object-orientation, platforms, and modeling. An application and all platforms being used for
its design, implementation, and deployment are modeled with objects using UML and an action language.
The application model is then transformed into an implementation, whereby the transformation is steered
by the platform models.
In this thesis solutions for the relevant problems behind this approach are discussed. It is shown how UML
can be used for complete and precise modeling of applications and platforms. Application development is
done at the system-level using a set of well-defined, orthogonal platform models. Thereby the core features
of object-orientation - data abstraction, encapsulation, inheritance, and polymorphism - are fully supported.
Novel algorithms are presented, that allow for an automatic mapping of such application models to the tar-
get architecture. Thereby the problems of platform mapping, estimation of implementation characteristics,
and synthesis of UML models are discussed. The thesis explores the utilization of platform models for gen-
eration of highly optimized implementations in an automatic yet adaptable way. The approach is evaluated
by a number of relevant applications.
The execution of the generated implementations is supported by a run-time service. This service man-
ages the hardware configurations and objects comprising the application. Moreover, it serves as broker for
hardware objects. The efficient management of configurations and objects at run-time is discussed and opti-
mized life cycles for these entities are proposed. Mechanisms are presented that make the approach portable
among different physical hardware architectures.
Further, this thesis presents UML profiles and example platforms that support system-level design. These
extensions are embodied in a novel type of model compiler. The compiler is accompanied by an imple-
mentation of the run-time service. Both have been used to evaluate and improve the presented concepts and
algorithms.
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1. INTRODUCTION
1.1 Motivation
In principle there are two possibilities to implement algorithms on computers: software and hardware. A
software solution is a sequence of instructions, i.e. a program, that define the operations being performed
by a processor. The processor continuously fetches the instructions from an attached memory and performs
their operation on a general-purpose processing unit. The computed task may be changed by altering the in-
structions in the memory. The operations performed by the instructions are bound to the processor hardware
on the basis of execution cycles. Thus, software implementations are commonly very flexible. However,
software solutions are inefficient, if the processor instruction set architecture (ISA) poorly matches the
requirements of the executed algorithm. The timely successive execution of instructions makes software
solutions relatively slow.
Hardware implementations execute algorithms spatially. The implementations are tailored to the specific
algorithm and keep the implementation overhead, that is spent to provide more general solutions, to a
minimum. As a result, hardware implementations of algorithms are commonly very fast and efficient.
Traditionally, the operation performed by custom hardware designs is manifested in the layers of integrated
circuits and, in multi-chip designs, the interconnects between the individual circuits. As a consequence, the
operation is bound to the hardware during manufacturing; thereafter, the circuits and their interconnections
can not be altered. In addition, such solutions expose high development and implementation cost, which
often do not amortize with production quantities in common applications.
In contrast, reconfigurable hardware is customized after the fabrication of the circuit. The performance and
efficiency of custom hardware are maintained at a higher grade of flexibility. The application of a reusable
fabric reduces the implementation cost in comparison to solutions with mask-programmed application spe-
cific integrated circuits (ASICs) or standard logic circuits. Hence, reconfigurable logic adds a new degree
of freedom to the overall architectural space of computer systems, which enables the construction of novel
computer architectures.
In 1960 Gerald Estrin proposed in his paper "Organization of Computer Systems - The fixed plus vari-
able structure Computer" a novel kind of computer architecture [2]. This computer architecture couples a
standard microprocessor with an array of reconfigurable logic resources. Thus, this kind of computer archi-
tecture is called reconfigurable computer architecture. Although this concept has been alive for many years,
only the advent of field-programmable gate arrays (FPGAs) at the end of the previous decade enabled its
adoption to general purpose computing. FPGAs build the hardware basis for the implementation of recon-
figurable logic. Such architectures facilitate implementations that match the requirements of the application
and use an optimal mix of resources. Criteria for optimality are performance, implementation effort, power
dissipation, and many others. The identification of an optimal mapping of applications to the underlying
computer hardware is still a major problem, not only in reconfigurable computing.
The existing architectures vary in the actual computer architecture as well as the methods, languages, and
tools being employed for application development. While for coarse-grained and data path-coupled archi-
tectures hardware and software have evolved in conjunction, this is not the case for fine-grained, network-
coupled architectures. These architectures are frequently utilized in system-on-chip design, embedded sys-
tems, and general-purpose computing, in applications such as cryptography, robotics, media-processing,
and scientific computing. A wide range of hardware add-ons for standard computers are commercially
available at affordable cost.
The usage of fine-grained, network-coupled architectures still requires a fair amount of manual hardware
design, which naturally increases development time and cost, and limits the solution quality. The currently
2 1. Introduction
starting customization process in this field goes toward heterogeneous architectures, comprising combina-
tions of FPGAs, ASICs, and microprocessors. In future, novel architectures will continue to evolve as the
need for customization is maintained by novel application areas and market demand for differentiation and
value-addition. Customization and thereby fragmentation is enabled by respective design and manufactur-
ing methods and tools. The reverse trend of standardization is mainly pushed by innovations in architecture
and software, and the need to reduce development cost and time. This observation has been captured in
the so called Makimoto wave for the semiconductor industry (→ Fig. 1.1) [3], but basically we can ob-
serve similar alternating cycles of customization and standardization in most areas of computer systems
development.
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Fig. 1.1: Makimoto’s Wave [3] and Hardware Design
The added heterogeneity and the com-
plexity challenge demand novel devel-
opment approaches. According to Fig.
1.1, the next step will push current
behavioral-level design to the system-
level. System-level design must be able
to handle growing application complex-
ity and exploit the capabilities of the
hardware. Moreover, any meaningful
methodology must provide a high de-
gree of portability in order to handle the
fragmentation caused by the forthcom-
ing wave of customization. The raised
level of abstraction must be accom-
plished by novel languages and method-
ologies which will require novel algo-
rithms for design space exploration and
synthesis. Currently, there is no com-
plete system-level design flow for reconfigurable computer architectures available. Owing to the early
state of respective hardware/software co-design there is also a lack of mature tool chains that enable the
automated transition from system-level models to implementation. The progress in hardware technology
can not be exploited sufficiently by the existing design approaches.
The complexity challenge is permanent in other areas of computer systems development as well. In soft-
ware development this challenge is commonly tackled by taking of object-oriented approaches. Object-
orientation supports the handling of complexity because it encourages data abstraction, design decomposi-
tion, and reuse. Inheritance, inclusion polymorphism, and encapsulation are the supporting design mech-
anisms. The object-based model of computation supports the problem-driven decomposition. Although
there is agreement that this paradigm can be applied successfully to system-level design as well, object-
orientation has not yet found its way into this domain.
The goal of this thesis is the systematic investigation and development of an object-oriented system-level
development approach for fine-grained, network-coupled, reconfigurable architectures (→ Section 2.1.1).
This approach is required to fulfill at least the following objectives:
Efficiency - The approach must exploit the features of the hardware platform for the acceleration of exe-
cuted applications. In particular, it must exploit the special features of the reconfigurable hardware,
such as run-time reconfigurability and spatial execution. Real-time constraints are not in the focus of
discussion, because these systems commonly require specialized methodologies.
Object-Orientation - The success of object-orientation (OO) in the field of complex software develop-
ment suggests to use this paradigm also for the development of hardware/software systems. Object-
orientation shall not be a mere specification paradigm as in present approaches, but the first-class
paradigm of the entire development process, including specification, design space exploration, and
synthesis. The structure and functionality of object-orientation map well to network-coupled multi-
processor systems which can exploited to improve efficiency.
Automation - To avoid the costly and timely ineffective amount of manual hardware/software design the
approach must allow for an automated translation of object-oriented system-level designs to directly
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executable implementations, comprising of hardware and software modules. Automation supports
the correctness of implementations ("correctness-by-construction"). Fast automation encourages the
exploration of different design alternatives and therefore helps to improve overall quality.
Portability - As a direct consequence of the fragmentation in hardware architectures the approach must
not be designed toward one particular architecture or design environment. Also, designs should not
be enforced to be specified towards particular platforms, because target platforms continue to change
significantly faster than application designs. This requirement generally interferes with efficiency.
Reuse - The degree of reuse is a key to the commercial success of design efforts. The development ap-
proach must support the definition, provision, and integration of reusable components. This requires
ability to define and document architectural components and interfaces, as well as integrated valida-
tion and verification support.
Of course, these requirements are quite general and impose grave challenges, whereas the most important
and pressing problems will be discussed in this thesis. Although some related work has already been done
in this field, this thesis presents the first systematic approach that tackles these requirements in conjunction
in the context of reconfigurable computing. The outcome of this thesis is a development approach and a set
of novel algorithms and tools that might not only effect reconfigurable computing, but also object-oriented
software development and design automation in general.
The set of applications which was initially targeted by this thesis are application-specific accelerators for
logic optimization problems, neural networks, and multimedia applications. These applications expose
mixed control- and dataflow and can be modeled advantageously using the OO-paradigm.
1.2 Related Work
The overall development approach, as presented in chapter 3, is unique in co-design in that it consequently
builds upon the principles of model-driven architecture (MDA) and platform-based design (PBD) [4, 5].
Currently there is no complete, consistent UML-based system-level design flow, and tool chains for re-
configurable computer architectures available [6]. Recently a number of research projects that go into this
direction have been started in the system-on-chip domain. Due to the popularity of SystemC in this field the
majority of these approaches is based on this language [7].
In [8, 9] Schattkowsky et al. present an approach for the object-oriented design of hardware and software.
Designs are specified using UML classes, interfaces, operations, state machines, and activities. From such
Unified Modeling Language (UML) design models software or hardware implementations can be gener-
ated. The software generation is considered state-of-art. Hardware implementations targeting reconfig-
urable fabrics are described using Handel-C [10]. The support of inclusion polymorphism is restricted in
that polymorphic operations are not allowed to access the same attributes. Object lifetimes and size are
determined at compile time using an approach similar to SystemC [7] and Forge [11]. Dynamically created
and destroyed hardware objects are not supported. The support of design space exploration (DSE), different
target platforms, and co-synthesis are not discussed. Handel-C code is generated which is then synthesized
into register-transfer level (RTL) descriptions for FPGAs by a commercial tool.
Basu et al. use UML as design entry point of their co-design flow [12]. Designs are specified using classes,
state machines, activities, and interactions. The model of computation is discrete events. From such spec-
ifications SystemC HW/SW implementations are generated automatically. Inclusion polymorphism is not
discussed. Objects are instantiated statically at compile time. Manual design space exploration is provided
by the environment on the level of SystemC implementations. The modeling of target platforms is restricted
to deployment models. The environment is capable of generating synthesizable RTL for SystemC modules
and code for NEC V850 and ARM946 microprocessors.
The work presented by Nguyen et al. [13,14] is a representative of a variety of approaches that closely model
particular implementations. In the presented approach transaction-level modeling and SystemC implemen-
tations are defined using UML classes and state machines. Neither inclusion polymorphism nor dynamic
object instantiation are supported. The authors stress the importance of platform models at UML-level in
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order to support DSE early in the design flow. The synthesis of the SystemC descriptions into hardware
description has been open work at the time of their proposal.
Schulz-Key et al. model the SystemC implementation of hardware/software systems with UML and auto-
matically generate the respective C++ and SystemC implementations from such models [15]. The system-
level design space exploration is performed manually and expressed through the inheritance hierarchy in
the model [16]. The synthesis of complete RTL designs is delegated to back-end tools. This results again in
a significant loss of control over the generated results.
The presented approaches have in common that they have been carried out in parallel to the work described
in this thesis. Also they may be embedded into the presented work. They currently lack the full support of
the key characteristics of object-oriented specifications. However, these works, among many others, offer
notable extensions to the approach presented in this thesis. Particularly, the support of UML state machines
and the respective synthesis algorithms are notable, because they are a natural means for behavior definition
in application areas like system-on-chip, embedded systems, and communication systems.
1.3 Contributions and Restrictions
As discussed in the previous sections, the subject of this thesis is the exploration of a system-level approach
for the object-oriented design and implementation of applications for run-time reconfigurable computer
architectures. The focus is on the modeling of applications and platforms, and the mapping of application
designs to the target architecture. The major contributions of this thesis to this field of research are:
• This thesis presents the first complete and consistent approach to the object-oriented design, map-
ping, and synthesis to the system-level design of reconfigurable architectures using the Unified Mod-
eling Language. In particular, the applicability and implementation of the main features of object-
orientation - inheritance, polymorphism, data abstraction, and encapsulation - is explored (→ Chapter
3-6).
• This thesis provides a systematic discussion of the major design approaches from the software- and
the embedded systems domain, namely, model-driven architecture, platform-based design, and hard-
ware/software co-design, and unifies them into a common approach (→ Section 3.2).
• This thesis proposes a novel approach to the modeling of object-oriented applications and the devel-
opment environment. The modeling approach is platform-centric, whereas the platform concept is
consistently used in all phases of development. The applicability of UML as system-level modeling
language is investigated (→ Section 3.3).
• This thesis presents novel algorithms for the mapping, estimation, synthesis, and run-time manage-
ment of applications of run-time reconfigurable architectures from object-oriented UML design mod-
els. A scalable and flexible architecture for the implementation of objects using logic resources is
proposed (→ Chapter 4-6). The algorithms and architectures comprise the core of the first model
compiler for such architectures, called MOCCA (→ Section 7.1).
The subject of this thesis is quite general, so naturally only a very restricted sub-set of relevant issues can
be explored with limited resources in the context of a rapidly advancing technological environment. Even
within the chosen sub-set the space of possible research directions and solutions is often too vast to be
investigated in its entirety. Consequently, different approaches are possible, than the one presented in this
thesis. The most promising directions and their relationship to this work for future research will be pointed
out as part of the conclusions. The most notable and influential restrictions to the subject explored in this
thesis are:
• Reconfigurable architectures are becoming important to embedded systems and real-time systems.
Although reconfigurable architectures have several advantages over traditional microprocessor-based
architectures also in this domain, the effect of implementations of object-oriented features and run-
time reconfiguration on real-time behavior is still to be investigated. Since such analysis is outside
the scope of this thesis real-time systems will not be considered.
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• Another important issue, which is partly related to real-time systems and embedded systems devel-
opment, are analysis models. In the recent past various approaches to the analysis of such systems
have been proposed. In the context of UML these approaches are backed by specialized profiles for
system analysis (→ Section A.3.2). In the context of this thesis, investigation starts at system design;
analysis models are not explored.
• UML offers a rich set of capabilities for modeling behavioral and structural aspects of systems. In
this thesis the activity sub-set of UML is used for behavior modeling. Arguably, activities are the
most fundamental means of behavioral modeling, since they are partly reused in the other modeling
facilities as well. Other approaches have been discussed in the related work (→ Section 1.2 and 2.3).
1.4 Overview
Apart from the appendices, the chapters of this thesis are organized top-down in the order of the typical
development flow. Since each chapter builds on the issues and notations discussed in the previous chapters,
the chapters can and should be read in order. The list of symbols supports the skimming and skipping of the
text.
Chapter 2 - Theoretical and Technological Foundations discusses the fundamentals and technological con-
text of the presented work. A brief introduction on the issues of reconfigurable computing, hardware
design, and UML is given. Moreover, the important related work is reviewed in detail. The sections
in this chapter may be read in arbitrary order.
Chapter 3 - Model-Driven Architecture for Reconfigurable Computer Architectures overviews
important requirements for system-level design languages. Then an unified development approach
is proposed, which is based on the paradigms of model-based and platform-based development, and
co-design. An incarnation of this approach for run-time reconfigurable architectures is presented in
the remainder of the chapter.
Chapter 4 - Platform Mapping presents a novel approach to the multi-granular mapping of object-oriented
design models to the resources of a target architecture. This includes a thorough discussion of the
design space, the mapping algorithm, and algorithms for the estimation of implementation character-
istics of such models.
Chapter 5 - Synthesis proposes a life cycle for hardware objects and configurations which specifically ad-
dresses performance issues imposed by run-time reconfiguration. Then a system architecture for
the implementation of object-oriented design models using microprocessors and reconfigurable logic
resources is proposed.
Chapter 6 - Run-Time Reconfiguration discusses a principal hardware execution environment for run-time
reconfigurable applications. The challenges of dynamic object creation and destruction of hardware
objects and the communication between software and hardware are discussed.
Chapter 7 - Experimental Results first presents the MOCCA development environment, which is the im-
plementation of the concepts and algorithms discussed in this thesis. The proposed development
approach is evaluated by several experiments.
Chapter 8 - Conclusions concludes this thesis and discusses important future directions of research in this
field.
Appendix A - MOCCA Modeling Framework presents the MOCCA action language and the profiles that
have been developed specifically for this thesis. The relationship to profiles that have been proposed
in this domain is discussed.
Appendix B - Platform Models overviews the platforms and their models that are used throughout this the-
sis. This appendix builds logically on Appendix A.
6 1. Introduction
Appendix C - Model Transformations provides an overview of the model transformations that are provided
by the MOCCA compiler. This discussion provides additional information to Chapter 4.
Appendix D - Experimental Results presents detailed information on the experiments described in Chapter
7 as well as the respective data.
2. THEORETICAL AND TECHNOLOGICAL FOUNDATIONS
2.1 Reconfigurable Computing
2.1.1 Design Space of Reconfigurable Computing
In reconfigurable computing computer architectures and software tools are used that allow for the adaption
of the structure and behavior of the processing elements to the requirements of the application. Reconfig-
urable fabrics (RF) are arrays of concurrently executing reconfigurable function units (RFUs) which are
used to perform computations. In general, reconfigurable computer systems couple reconfigurable hard-
ware with a microprocessor (uP). Thereby the temporal von-Neumann execution scheme, which is used in
standard computing, is complemented with spatial execution. The operation to be executed by the RFUs is
bound to the physical hardware after the manufacturing of the device. This process is called configuration.
Late operation binding supports the implementation of specialized algorithms. Instead of implementing
general algorithms, that may solve all instantiations of a class of problems, specialized solutions can be
realized at the time the problem instance is sufficiently known. Configuration can be performed recur-
rently and dynamically. Recurrent operation binding, called reconfiguration, temporally adapts the physical
hardware resources to changes in the computational requirements. Dynamic reconfiguration, which is also
called run-time reconfiguration, exploits the locality of execution of common algorithms by reconfiguring
the hardware during the execution of an algorithm. Partial reconfiguration allows to configure subsets of
the RFUs of a reconfigurable fabric while the other RFUs of the same fabric are still in operation.
Reconfigurable computer architectures are mostly used to accelerate performance and I/O-critical opera-
tions. An application is mapped to the architecture such that the reconfigurable hardware executes the per-
formance and/or I/O-critical parts of the application, if this is feasible and efficient. The processor executes
the overall control flow and uncritical parts of the application at a medium performance. The performance
advantage is delivered by the spatial execution scheme of the reconfigurable fabric. However, the configu-
ration and the delegation of computations to a separate hardware may also imply timely overhead. Thus, in
order to get a performance gain when executing an operation in a reconfigurable fabric (RF), in general, the
central unequation of reconfigurable computing must hold:
tProcmexec,opi ≥
tRFnconf
n
+ tProcm−RFncomm,opi + t
RFn
exec,opi
n− Number of consecutive executions of operation opi on RFn
m− Index of processor
(2.1)
The sum of the execution time tRFnexec,opi of an operation opi on reconfigurable fabric RFn, the communica-
tion overhead tProcm−RFncomm,opi and the proportional reconfiguration time
t
RFn
conf
n
should be less than the execution
time tProcmexec,opi would be on processor Procm.
In the past, a variety of reconfigurable computer architectures have been published. The presented systems
aim at different application domains, which resulted in architectures with different characteristics. These
architectures can be differentiated by their granularity, interconnection network, reconfiguration support,
and the coupling between the processor and the reconfigurable fabric.
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Granularity of the RFUs
The granularity of reconfigurable fabric is the size of the smallest reconfigurable function unit of the hard-
ware, which is determined by its functionality.
In fine-grained architectures the RFU supports operations on individual bit operands. These architectures
suit operations on non-standard word-sized operands and bit-level operations. Complex operations are
constructed from a sea of fine-grained RFUs. This offers large optimization potential, but also implies a
relatively high area and interconnection overhead in terms of allocated routing resources and routing delay.
The fine granularity imposes a large number of configuration bits, which consequently increases the size
of configuration contexts and the configuration time. Thus, fine-grained architectures are most suitable to
applications working at relatively low reconfiguration rates. Fine-grained RFUs are mostly used in FPGAs,
e.g. [17–21].
The RFU of medium- and coarse grained architectures (e.g. [22–39]) supports standard operations on word-
sized operands. The operations are optimized for performance, implementation area, and power dissi-
pation. In comparison to fine-grained architectures, the reconfigurable hardware is build from orders of
magnitude less RFUs. This implies smaller structures and fewer configuration points. Thus, coarse grained
architectures are most suitable to applications working at high reconfiguration rates. The optimization to-
ward standard data-paths makes medium and coarse grained architectures less efficient for operations on
operands whose size does not correspond to their native word-size, because specialized operations must be
constructed from multiple RFUs.
Interconnection Network between RFUs
The interconnection network defines the applicable communication patterns and the communication band-
width of the reconfigurable fabric.
The granularity and the interconnection network are interdependent. Architectures with higher granularity
utilize less RFUs than lower granular architectures. Due to the higher granularity, wide interconnects with
multiple bits are used. This features data parallelism and thereby fast communication. Consequently, less
routing resources are required, which implies less implementation area and fewer configuration bits.
In coarse-grained architectures each RFU executes relatively large chunks of the algorithm, which reduces
the overall communication effort. This enables communication structures, like time-multiplexed buses,
that connect large sets of RFUs. Wider communication paths often make relatively slow interconnection
networks acceptable. Fine- and medium-granular architectures construct complex functions with multiple
RFUs, which necessitates a small interconnection delay. Programmable interconnects imply larger inter-
connection delays, implementation area, and power dissipation, which again impose additional mapping
and synthesis problems, as pipelining and re-timing [40].
The existing reconfigurable architectures use crossbars, linear arrays, meshes, and combinations of them,
to interconnect RFUs. Crossbar architectures (e.g. [22, 23, 36, 37]) feature RFUs with arbitrary or nearly-
arbitrary communication patterns. Due to practical implementation limits full crossbars are only applicable
as main interconnection structure in coarse-grained architectures with a few (10..50) RFUs. If the com-
munication patterns of the application are statically known to be less arbitrary specialized architectures
can be used. Pipelined architectures are targeted toward straight data-flow computations. The RFUs are
organized as single or multiple linear arrays, whereas each RFU can communicate with its next neighbor
(e.g. [30,36,37]). Meshes are the most commonly used interconnection structure in reconfigurable comput-
ing, e.g. [25–27,29,31–35,38,39]. They support a high degree of parallelism and efficient implementations.
Thus, they provide a compromise between closely connected, dynamic networks and pipelines. The RFUs
are organized such that each RFU is connected with its direct neighbors. Some implementations connect the
RFUs at the borders of the mesh with the RFUs on opposite border to build more sophisticated structures.
Reconfiguration of the Reconfigurable Fabric
The ability to adapt the hardware after its fabrication is the distinguishing property of reconfigurable com-
puter architectures. Since acceleration is the most frequent aim of reconfigurable computing, significant
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reconfiguration efforts may hamper this goal. The reconfiguration effort is determined by the characteris-
tics of the reconfigurable hardware and the application. Due to their large number of configuration points,
reconfiguration is critical particularly in fine-grained architectures1.
In the last years, a number of optimizations reducing the negative effects of reconfiguration have been
published. Most optimizations aim at decreasing the reconfiguration time. Examples include configuration
prefetching [41], configuration compression [42–45], partial reconfiguration [20, 21, 29, 31, 32, 36, 37, 39],
configuration relocation and defragmentation [46,47], configuration caching [45], and multi-context devices
[48].
Another approach is to reduce the overall number of reconfigurations. Thereby it is seeked to increase
the use of the currently active configuration contexts by increasing the number of consecutive operation
executions (parameter n in unequation 2.1). The basic principles of these optimizations are to exploit the
regularity inherent to the problem and to transform the problem to expose a greater regularity [40]. This
problem can be addressed statically and dynamically, during mapping, synthesis, and scheduling.
Virtual hardware machines overcome the restricted portability of reconfigurable applications, which is due
to the binary incompatibility of the reconfiguration contexts, by defining an abstract hardware layer. This
layer is targeted by mapping and synthesis. Online optimization, technology mapping, place and route,
configuration context generation, and deployment are performed to adapt the virtual contexts to the specific
reconfigurable fabric [49, 50].
Coupling of Reconfigurable Fabric and Processor
The coupling of a reconfigurable architecture defines the functional interface between the processor and the
reconfigurable fabric. Thereby it determines the operations that can be implemented in the reconfigurable
fabric and the according access mechanism, which impacts the employable communication and synchro-
nization mechanisms.
We differentiate between data-path-coupled and network-coupled architectures. In data-path-coupled ar-
chitectures a reconfigurable fabric is integrated into the data-path of the processor [51–61]. Application
specific instruction processors extend the native instruction set of a processor core with custom, application
specific instructions [62]. The RF is used to realize operations for custom instructions that are executed
in the fetch-execute-store cycle of the processor. The number and type of custom instructions is, however,
limited by the ISA.
In network-coupled architectures the RFs are connected to the processor with an interconnection net-
work [34,39,63–66]. The coupling between the processor is determined by the architecture of the computer
system. The network may be the processor bus, direct connections, local network switches, or even inter-
networks. The reconfigurable hardware operations are accessed with explicit transfers over the network,
rather than the implicit instruction triggered activation. A shared or distributed memory or a combination
of both may be used [67].
2.1.2 System-Level Design
Since the offspring of reconfigurable computing in the early 1990s, the development of applications for
reconfigurable architectures has been a challenging and complex task. The goal of system-level design for
reconfigurable computing is the translation of a target architecture independent requirements specification
into a design that is executable on the target architecture. The design must implement the system function-
ality and satisfy the required properties and constraints. The principle design flow of system-level design
is illustrated in Fig. 2.1. The development process is separated into three phases: specification, DSE, and
refinement [68, 69]. During development these phases are commonly performed repeatedly at decreasing
levels of abstraction.
1 Depending on the number RFUs and the configuration interface, the reconfiguration of modern FPGAs can require several mil-
liseconds; the size of the configuration contexts can be a few MByte.
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Fig. 2.1: General System-Level Design Flow
Specification
During specification, we capture a model of the design of a system. The input may be a set of requirements
or a design generated by a higher level design flow, both of which specify a model of the system under
development. Output of the specification phase is a design of the system with respect to a particular design
space. Formally, a system specification s can be defined as the following quadruple [70]:
DEFINITION 2.1: A system specification is defined as:
s = 〈Fs, Ps, Qs, Cs〉
Fs is a specification of the functionality of the system. Ps is a set of properties that must be satisfied by
the specification, e.g. safety, robustness and, liveness. Qs is a set of quality characteristics that describe
the quality of the specification, e.g. performance, area, and response-time to external stimuli. Cs is a set
of constraints, that bind the quality characteristics to certain values, e.g. minimum performance, maximum
area and maximum response-time. Designs that do not implement the system function or do not satisfy the
properties and constraints are considered invalid. The adherence to these characteristics must be ensured
for all designs into which the system specification is translated. Adherence is given either implicitly in the
specification, or must be explicitly checked by validation, verification, and simulation.
Each design is defined with respect to a particular design space.
DEFINITION 2.2: : A design space offers instances of a particular set of resource services at some level of
abstraction n:
Rn = {ri} − set of resource services
Or,n = {oj} − set of implementation options implementing r ∈ Rn
On = {oj} =
⋃
r∈Rn
Or,n − set of implementation options
n− level of abstraction
Each implementation option possesses a set of properties Pj , quality characteristics Qj , and constraints Cj
on these characteristics:
oj = 〈Pj , Qj , Cj〉 − implementation option
An instance of a resource service is then defined as:
ri = 〈id, ri, oj〉 − resource service instance
whereas id represents an unique identifier of the instance. Then a design space is a set of resource service
instances:
DSn = P ({ri})− set of subsets of resource services instances
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Resource services can be as primitive as transistors, wires, and logic operations, but may be also complex
services for processing, storage, I/O and communication, or even as abstract as classes of a UML design
model. Each service may be realized by a set of resources, like processors, storages, and communication
adapters. Thereby each resource may realize several services. For each resource service a multitude of
implementation options exist. For instance, a resource service "adder" may be realized serially, with ripple-
carry, or carry-look ahead. An implementation may realize several resource services, e.g. an arithmetic-
logic unit (ALU) implements various primitive operations. There may be multiple instances of the same
resource service and implementation option.
DEFINITION 2.3: A design is an element of the design space and defined as an allocation of a set of resource
service instances:
dn ∈ DSn
The design realizes the functionality of system s. Then the quality of designs is evaluated by its quality-of-
service (QoS) which is a function of the set of quality characteristics Qs being assessed:
qos : DSn 7→ Q
|Qs|
n
Qn − set of quality characteristics at abstraction level n
Qs − quality characteristics defined for system s
Consequently, a design realizes the functionality of the system s with a sufficient set of resource service
instances that are offered by the design space. The design quality is determined by the characteristics of
the specific selection of resource service implementations. A design space represents a, possibly abstract,
computer architecture, which may comprise physical hardware or abstract machines (e.g. execution envi-
ronments and tools).
DEFINITION 2.4: The architecture defines an interface that describes the functionality of an implementa-
tion, while being independent of the actual implementation [71, 72].
An architecture provides interfaces that define coherent sets of functionality and non-functional information
on the characteristics of its services, implementations, and usage patterns. It should hide implementation
details of its lower level refinements from the systems that depend on it. The implementation of the archi-
tecture is called micro-architecture.
DEFINITION 2.5: The micro-architecture defines the realization of functionality as a composition of mod-
ules and components, along with their associated software [71, 72].
For example, the architecture of a microprocessor is defined by its ISA, specifying the instruction set and
registers, without defining the actual realization of these components. The micro-architecture of this ISA
defines a specific processors data-path, control-unit, and other components, that realize the ISA. The dis-
tinction between architecture and micro-architecture depends on the considered level of abstraction. What
is considered as architecture at some level of abstraction may be considered to be a micro-architecture at an
higher level.
In general, the generated design is captured in a language (or a set of languages) and with respect to a model
of computation (or a set of computation models) [70, 73–75]. Present approaches to system specification
vary in the employed models of computation, the languages, the degree of implementation detail included
in the design, and the degree of automation.
There is a significant difference between fine-grained and coarse grained architectures regarding the spec-
ification. The design flows for coarse-grained architectures mostly use programming languages (e.g. as-
sembler [24, 31, 32, 39], C [26, 27, 30, 34–37, 76–82] and complementary data-flow languages [22, 79, 81]).
This is because these systems have been outset as hardware/software systems with the goal to accelerate
algorithms described in software.
In contrast, fine-grained architectures were initially developed as replacement of traditional ASICs. The
technology specific parts of existing ASIC tool-chains have been adapted respectively. Even today the
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integrated hardware/software development for these architectures is still rare [83–88]. The majority of
applications for fine-grained reconfigurable architectures is defined using mixed-language approaches. A
software programming language is employed for software design and the hardware is designed using an
HDL (e.g. VHDL [89], Verilog [90]).
Design Space Exploration
During the DSE, we seek a transformation f that transforms a design dn of system s, to design space
DSn+1, such that f implements the functionality Fs, satisfies the properties Ps, optimizes the quality
characteristics Qs and fulfills the constraints Cs. To evaluate the quality of the target design we can define a
cost function cost, whereas smaller outcomes of cost mean higher quality while higher values reflect worse
quality.
DEFINITION 2.6: A cost-function is defined as:
cost : DSn+1 ×Qs 7→ R
f : DSn 7→ DSn+1
dn+1 = f(dn) ∧ cost(dn+1, Qs) → min
dn ∈ DSn, dn+1 ∈ DSn+1
The design space is searched for refinements of the resource service implementations, which are used in dn,
into resource services and respective implementations contained inDSn+1. Such a transformation generally
decreases the level of abstraction, which may necessitate the decomposition of the ol,n ∈ On into several
functionally equivalent instances ol,n+1 ∈ On+1. Decompositions can be combined with compositions and
further transformations to enable synthesis or to optimize the target design. On system-level, the design is
partitioned among the resources of the target architecture, such that the functionality is realized, the non-
functional requirements are satisfied, and the quality is optimized. To accomplish this goal, we compute a
number of partitions, ascertain their characteristics with respect to a set of metrics, and evaluate the quality
with the cost function. The partition with the best quality (minimum cost) is chosen for further refinement.
According to the description of the partitioned entities functional and structural partitioning are distin-
guished [91]. At system-level, functional partitioning is common today, because multiple design alterna-
tives can be easily explored. The design is partitioned spatially and/or temporally amongst the hardware
resources. Spatial partitioning divides the design among different resources. Temporal partitioning com-
putes configuration contexts (programs) for a single run-time reconfigurable (programmable) resource that
execute in mutual exclusion on the resource. Hardware/software partitioning is the spatial bi-partitioning
between a custom circuit (e.g. ASIC, FPGA) and a processor. Partitioning approaches are further classified
by their granularity, the metrics and cost function, the algorithm, and the degree of automation.
Granularity. The granularity of the partitioned entities may range from Boolean functions [92], single op-
erations [93], operation networks (e.g. data-flow graphs, control/data-flow graphs) [39,56,76,78,79,81,82,
94–109], functions and methods [87, 110, 111], variables and channels [68, 69, 112], objects [16, 113, 114],
processes [112,115] to entire subsystems. The finer the granularity, the better the control, accuracy, and opti-
mization potential, but the more time is required to compute a partition. To circumvent this problem Henkel
and Ernst proposed to use dynamically determined granularities at the level of operator networks [101].
Metrics and Cost-Function. DSE generally relies on metrics on the implementation characteristics of the
generated solutions. The cost function weighs the assessed metrics with respect to the optimization goal.
Thereby a reliable, robust, and fast estimation of system properties Ps and quality characteristics Qs is
necessary in order to avoid design iterations. The area-time-power (ATP)-characteristics are frequently
used quality characteristics, whereas in the context of reconfigurable computing area and latency estimates
are of most interest. Such characteristics are either measured or estimated.
There exists a number of related work in this area in both the hardware and the software domain. Bilavarn
et al. [116] proposed a bottom approach to the estimation of ATP-characteristics for data-paths that are
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implemented on FPGAs. Area estimates are based on functional-units and registers. Although they sup-
port resource sharing, multiplexers are not taken into account. An estimation approach that is incorpo-
rated into partitioning is proposed by Henkel and Ernst [117]. They allow for the estimation of the data-
path and controllers of finite state machines. Other approaches support only the estimation of data-flow
graphs (DFGs) [118–121]. Two recent proposals use empirically derived formulae that are parameterized
by simple metrics of the DFG, the actual platform mapping is not considered however [120, 121]. Others
use combinations of integer linear programming (ILP) and graph matching [118].
In the software domain, the estimation of worst case execution time is of most interest, particularly for
real-time systems. Early approaches focused on the estimation of execution probabilities and frequencies.
Recent research shifted towards the static analysis of execution time in presence of advanced uP-features,
including pipelining, super-scalarity (multiple instruction issue), caching, and dynamic branch predic-
tion [122–130]. These features aggravate static timing analysis since they cause the instruction latency
depending on the current state of the machine. Moreover, they are not independent from each other what
makes their effect hard to analyze. Current approaches model the micro-architecture of real or virtual target
machines. Typically, ILP-based path analysis techniques are combined with instruction set simulation. The
effects are studied mostly in isolation, so there is no current solution that supports even the most common
features.
Partitioning Algorithms. Partitioning approaches fall into deterministic approaches and heuristics. De-
terministic algorithms compute identical solutions for identical inputs with identical time and resource
requirements. A number of deterministic approaches has been proposed for automated solution to parti-
tioning problems. Mathematical approaches, like linear programming (LP), model the partitioning problem
as equation system whose solution is the solution to the partitioning problem [99,100,103,106,131]. Others
use dynamic programming to construct accurate solutions [96, 98].
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Fig. 2.2: SA Design Space Exploration
However, modeling partitioning problems for LP
and dynamic programming is a quite complex task
and the tractable problem size is restricted. Thus,
the majority of partitioning algorithms computes
approximative solutions with simple algorithms.
Important algorithms are based on clustering [39,
95,112,132] and group migration, using variants of
tabu search, such as Kernighan/Lin variable depth
search [109,113,133,134], scheduling [97,108,115,
135,136], binary constraint search [137], and com-
binations of several approaches [114].
Heuristics do not guarantee the computation of a
solution with time and resource requirements, but
for the most cases they allow for the quick com-
putation of high quality solutions2 [134]. Because
they are very robust and cheap to use, heuristics
are currently the preferred way to solve partition-
ing problems. Simulated annealing (SA) is a memory-less, randomized local search, which models the
optimization problem as process for obtaining low-energy states of a solid [134]. Starting with an initial
solution, iteratively new, randomly selected solutions are searched in the neighborhood of the current so-
lution. A solution is accepted as current solution if it costs less than the current solution, or, in order to
overcome local extremities, it is randomly accepted with steadily decreasing probability even if the cost
is worse than the current cost [81, 94, 101, 102, 105, 111]. At most one solution is active at any point in
time. If this is a disadvantage, multi-start SA can be used. The local search is illustrated in Fig. 2.2.
Genetic algorithms solve optimization problems by simulating the process of evolution of populations of
individuals [134,138]. Starting with an initial population, new populations are computed by iteratively com-
bining (crossover), changing (mutation), and selecting individuals. The individual with the minimum cost
2 Notice that the term "heuristic" is used wrongly and inconsistently in the literature to refer to partitioning problems that do not
guarantee to compute the optimum solution. We use the definition given in [134] instead: "[A heuristic] provides randomized
algorithms for which one is not able to guarantee the efficiency and the quality of the computed feasible solutions, [...].
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(best fitness) is chosen for refinement. This heuristic is good at coming out of local minima in the design
space [104,105,107,139,140]. Another biologically inspired method is ant colony optimization [141,142].
This algorithm searches the design space by imitating the cooperative path finding strategy of ant popula-
tions. Promising directions of the design space (mapped to ant tracks between towns) are examined more
intensively than unfruitful parts.
Automation. Partitioning does not have to be performed automatically. In fact, the most current ap-
proaches to system-level design utilize manual partitioning, because the research in this field is still in
its infancy. Manual partitioning, however, may be complemented by automatically generated suggestions,
generated by design space exploration systems (e.g. [28, 143–145]).
Specification Refinement
During specification refinement, the mapping, that was computed during DSE, is actually manifested. The
design that was determined in the previous phase is generated into a respective description. The computation
components and communication structures of the higher level description are implemented with respective
elements of the lower level architecture. The generated design is commonly described in a different lan-
guage and model of computation, both of which are defined by the target architecture.
According to the partitioning software and hardware modules are generated for functionality being mapped
to processors and the reconfigurable hardware resources respectively. Additionally, interfaces for the com-
munication between hardware and software must be generated, if the target architecture does not define
standard interfaces. The generated modules and the non-functional requirements specification are input to
specialized design flows which further translate the design into lower level behavioral or structural repre-
sentations.
2.2 Hardware Design with High-Level Languages
2.2.1 High-Level Languages for Hardware Design
To overcome the deficiencies of the schematic-based design capture at gate-level, in the early 1980s several
efforts toward HDLs have been started, which improve the lack of documentation and the poor integration
of verification. The languages were required to be technology-independent and to have a well-defined,
simulation-oriented semantics, and a high descriptiveness. The two most important outcomes of these
efforts are Verilog [90, 146] and VHSIC HDL (VHDL) [89, 147]. The behavior and structure of the design
is captured textually at RTL.
In the late 1980s, efforts were started to raise the level abstraction to behavioral-level. Some approaches use
a HDL for design capture [148], other efforts utilize software programming languages, such as variants of
C [10,78–80,94,149–160], C++ [7,15,86,161–165], Java [11,166,167], and specialized languages such as
SAFL [110], ‘e’ [168] and Matlab [169,170]. These approaches implement behavioral/architectural synthe-
sis using various timing and concurrency models [171]. Timing and concurrency must be specified either
explicitly or they are imposed by tool-specific rules. The explicit specification is more common, because
the resulting design style is similar to traditional hardware design. The designer is given the full control
over the generated implementation. Rule-based approaches argue that on the behavioral-level full specifica-
tion of timing and concurrency is often not necessary and even not desirable, because this complicates the
design and reduces the optimization potential. On the other hand, the specification of a particular timing
can become a tedious task, because the behavior must be encoded with respect to the specific rule set.
In this thesis, VHDL is used as language to describe hardware designs at register-transfer level. This section
gives a brief introduction on the most important concepts of VHDL and the basic hardware design flow.
More thorough introductory material may be found elsewhere (e.g. [147, 172]).
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2.2.2 Design Space of VHDL
VHDL supports the specification and design of digital and analog hardware circuits. For the specification
the language integrates concepts to describe the algorithms and timing of the system at behavioral-level. The
purpose of this specification is documentation and early simulation in the design flow. Behavioral specifi-
cations are not directly synthesizable, they must be translated into equivalent RTL designs. This translation
is often done manually, automated translation is performed by behavioral synthesis tools. Synthesis tools
refine RTL designs into structural descriptions of the hardware (e.g. netlists, mask data, configuration con-
texts).
VHDL designs at register-transfer level represent the overall architecture of the system. Depending on the
amount of implementation options that have been fixed in the design, the potential of the DSE performed by
the synthesis tools is limited. Consequently, the technology independence of RTL designs is also limited.
Thus, in order to get a certain degree of technology independence and to provide some optimization potential
to synthesis, register-transfer level designs often use both, structural and behavioral style.
A VHDL design comprises a hierarchy of instances of hardware building blocks, called components. There
is one top-level instance that contains all other instances, whereas each instance is contained in at most one
other instance. VHDL features the structural and behavioral description of designs. Structural descriptions
comprise circuits (components) that are connected by signals. Structural nesting of components supports
complex designs. Behavior is defined at register-transfer level. RTL designs comprise combinational and
sequential logic, whereas the combinational logic is located between memory elements (registers), which
may be defined explicitly or implicitly. The supported model of computation is discrete events. If other
models are required, they must be constructed explicitly from this basic model!
EXAMPLE 2.1: Fig. 2.3 illustrates these concepts using a 2-bit D-latch. The latch instantiates two 1-bit
latches and connects their ports by appropriate signals. The definition of a 1-bit latch is shown on the left
hand side. The sequential behavior of the latch is located in a process-statement. The value of the input
signal is assigned (<=) to signal DFF synchronous to the rising edge of a clock-signal (CLK). Since not all
possible evaluation paths in the process contain an assignment of this signal, an implicit register is inferred
for DFF. The current value of DFF is steadily written to the output of the latch.
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entity d_latch is
port (
D: in std_logic ;
Q: out std_logic ;
CLK: in std_logic );
endentity  d_latch;
architecture rtl  of d_latch  is
   signal DFF: std_logic;
begin
   seq: process
   begin
      if rising_edge(CLK) then
DFF  <= D;
      end if;
end process seq;
   Q <= DFF;
endarchitecture  rtl;
entity d_latch2 is
port (
   D: in std_logic_vector(1 downto 0);
   Q: out std_logic_vector(1 downto 0);
   CLK: in std_logic );
end entity d_latch2;
architecture  rtl of d_latch2 is
component d_latch is
      D : in std_logic; Q: out std_logic;
      CLK: in std_logic );
end component d_latch;
begin
   dff0: component d_latch
port map ( D => D(0), Q => Q(0), CLK => CLK );
   dff1: component d_latch
port map ( D => D(1), Q => Q(1), CLK => CLK );
end architecture  rtl;implicit register definition
explicit register definitions
Fig. 2.3: Example: VHDL design of a 2-bit D-latch
The semantics of the most important VHDL constructs used in the example are summarized as follows:
signal - Signals are the fundamental carrier of information and correspond to wires. Hence, they are
used for the static connection of component instances. Each signal has a type. VHDL employs
a strong typing scheme and an extensible type hierarchy that comprises scalar and composite data
types. The set of synthesizable types depend on the tool chain. For portability reasons designs
should restrict to std_logic (single, three-stateable bit) and std_logic_vector (vector of
std_logic). These types define extensible sets of operators, e.g. for assignment, arithmetic, logic,
and relational operations.
16 2. Theoretical and Technological Foundations
entity - Entities define the named interface of hardware modules by means of port signals. For each port
signal the type and its direction type must be defined. In addition to port signals, an entity declaration
may contain generic signals, which can be used for static design parameterization. The interface may
be implemented by one or more architectures.
architecture - Architectures define the implementation of an entity interface as behavior, data flow
or structural description, or mixtures of them. Architectures contain statements that describe combi-
national and sequential logic. The statements contained in the top-level of an architecture body, that
is outside of a process, are evaluated concurrently and permanently. All behavior and structure of a
design is described in architectures.
component - Components are structural elements that, like entities, describe the external interface of a
hardware building block in the architecture that instantiates the block. An instance of any entity with
this interface may be used as instance of this component. Which entity and architecture are actually
used is determined by implicit or explicit configurations. Example 2.1 uses implicit configurations
for the instances dff0 and dff1 of component d_latch in architecture rtl of entity d_latch2.
Component instantiations are static. The port signals of the instance are connected to the respective
signals of the instantiating architecture via explicit mappings (port map).
process - Process statements are used in architectures mostly to describe sequential behavior. The
statements in a process body are evaluated sequentially, often synchronously to a dedicated clock
signal. Processes may contain special sequential statements to describe conditional and repeated
signal evaluation and assignments (e.g. if, case, loop).
EXAMPLE 2.2: Fig. 2.4 illustrates the mapping of the VHDL if and case statements to hardware. It is
important to notice that although the definitions are familiar from programming languages, the semantics of
these constructs is different from software! Functionally equivalent statements may be mapped to different
hardware. The nested if statements are implemented as priority encoder, while for the case statement
balanced logic with shorter delay and less resources is synthesized. Due to the static nature of hardware,
the flexibility of the language constructs is restricted. For instance, for synthesizable loops the bounds and
increment must be fix and statically known, because loops are completely unrolled at synthesis time. The
same considerations apply for arrays, for which all accesses must be statically known.
 seq: process (s,a,b,c,d) is
 begin
if s = "00" then
         mux_out <= a;
elsif  s = "01" then
         mux_out <= b;
elsif s = "10" then
         mux_out <= c;
      else
         mux_out <= 'd';
end if ;
end if ;
 end process  seq;
 seq: process (s,a,b,c,d) is
 begin
case  s is
when  "00" =>
             mux_out <= a;
when  "01" =>
             mux_out <= b;
when "10" =>
             mux_out <= c;
when others  =>
             mux_out <= d;
      end case ;
 end process  seq;
s(1)='0'
s(0)='0'1
10
0
mux_out
0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b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10
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Fig. 2.4: Example: Mapping of if and case statements to hardware
The language supports the handling of complex designs and reuse. Behavioral hierarchies are supported
by means of subprograms and functions. Their principle semantics is similar to common programming
languages. In contrast to software implementation, in the hardware the body of each subprogram or func-
tion is always inlined, because VHDLs computation model has no means of explicit control transfer. The
organization of design units at the source level is supported by packages.
2.2.3 Hardware Design Flow
The goal of the hardware design flow is to translate a hardware design and the non-functional require-
ments of a system into an equivalent hardware architecture. As shown in Fig. 2.5, the hardware design
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flow comprises the same fundamental phases as the system-level design flow, for which the same principal
considerations apply (→ Section 2.1.2).
Verification/Validation
Lower Level Design FlowsSpecification RefinementExploration
PCB Manufacturing
Mask Manufacturing
Chip Manufacturing
Technology Mapping
Place 
Route
Design
Entry
Non-Functional
Specification
Configuration
Generation
Mask Data
Generation
Fig. 2.5: General Hardware Design Flow
Specification
During specification, we capture a design of the hardware and the non-functional requirements. As on
system-level, the design entry can be homogeneous or heterogeneous with respect to the employed lan-
guages and computation models. The language for design entry may be a dedicated HDL, a software
language, or a graphical formalism (e.g. finite state machine (FSM)-graphs, schematics). Combinations of
different description types are common. Accordingly, the level of abstraction and the computation model
vary between the approaches. Non-functional requirements comprise design constraints (e.g. latency, area,
power), exploration and refinement constraints (e.g. FSM-encoding, implementation, and optimization op-
tions for arithmetic/logic functions), and interface constraints (e.g. pin-out, I/O-timing, drivers).
Design Space Exploration
During DSE, we map the design to the target hardware architecture. Base of the DSE is a netlist. The nodes
of the netlist are operations and the edges represent the respective data flows. The netlist is optimized,
e.g. by using arithmetic/logic simplification and decomposition, dead expression elimination, tree-height
reduction, and common sub-expression elimination transformations.
The operators in the netlist often do not match the operators provided by the target architecture. Technology
mapping converts the original netlist into a functional equivalent netlist, called circuit netlist, that uses only
operators of the target architecture. There are different approaches to technology mapping according to
the operators in the netlist and the target technology. For netlists whose operator granularity resembles
the granularity of the target technology (→ Section 2.1) there are three main approaches to technology
mapping. Rule-based techniques replace local subnets in the original list by functionally equivalent netlists
according to a set of replacement rules. The replaced netlists are identified by pattern matching [173–175].
Library-based techniques decompose the original netlist into a netlist consisting of some standard gate (e.g.
m-input NAND/NOR). Then an optimum covering of the decomposed netlist by logic functions of the target
technology, which are stored in a library, is searched [175–177]. In contrast, cell-based techniques, used for
ASIC development, employ sets of parameterized standard cells rather than logic functions [178]. Netlists
with complex operators are mapped to fine-grained architectures by mapping each operator, or groups of
operators, to pre-mapped modules [179, 180].
Placement is the optimization problem of assigning the nodes of the circuit netlist to physical processing
units (e.g. RFUs or standard cells), whereas all edges in the netlist must be routable and no two nodes are
allowed to be placed onto the same processing unit. The placement goal is captured by a cost function,
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that directs the algorithm toward some set of optimization goals (e.g. minimum delay, minimum area, wire
length, temperature). Due to the similarities between the general partitioning problem and the placement
problem, current approaches use similar algorithms as in system-level partitioning [181] (→ Section 2.1.2).
Routing is the optimization problem of assigning physical wires to each edge of a placed circuit netlist,
whereas no two edges are allowed to be mapped to the same wire. Routing is constrained by the place-
ment and the routing resources of the target architecture. This is specifically a problem for architectures
with restricted routing resources, as reconfigurable architectures. Routers commonly use a cost function to
evaluate a routing with respect to metrics, like routing area, routability, and timing. An overview of routing
approaches to reconfigurable computing can be found in [28].
Specification Refinement
During specification refinement, we generate a structural representation of the placed and routed circuit
netlist. This representation may be a configuration context3 for a reconfigurable architecture or mask data
for the chip- and printed circuit board (PCB)-manufacturing. The format of the configuration data is highly
dependent on the hardware architecture. The configuration information commonly comprises the raw con-
figuration bits, checksums, and address information (for partial configurations). For information protection
the configuration data may be encrypted.
2.3 The Unified Modeling Language
2.3.1 Design Space of UML
The Unified Modeling Language is a non-proprietary modeling language for the visual specification, design,
and documentation of the artifacts of systems [6, 182–186]. UML is independent of specific domains,
architectures, and methods. This language was introduced in 1997 in response to the demand for uniform
and consistent notations for object-oriented software systems and processes. Despite of the large area of
applications, the core language requires only moderate learning effort, which is because of the fine-grained
hierarchical organization of the language, supporting various degrees of compliance, and the massive reuse
of design principles [182,185]. The model exchange between different organizations and tools is supported
through XML Metadata Interchange (XMI) [183, 186].
The execution model of UML is founded on the object-based model of computation [75]:
DEFINITION 2.7: An object encapsulates state and behavior and can send and receive messages. A com-
putation is performed by objects that exchange structured messages.
In addition, UML features OO by means of its specification mechanisms and the supported development
principles4 [75]. With these mechanisms the modeling of systems and their relationship to the environment
is supported.
The language supports the specification of structures and behaviors on different levels of abstraction, and the
relationships between the model elements. Thus, the successive refinement of design elements is supported.
Additionally, UML enables the modeling of general activities, which enables the modeling of processes,
e.g. for system development and business operations. The stakeholders, their relationship, activities as well
as the participating documents can be captured. UML does not define specific processes or methodologies
however.
To adapt the language to particular domains, architectures, or methods, the language constructs can be
specialized. Specialization is done either implicitly, by means of the employed tools, stakeholder agreement
et cetera, or explicitly, by means of extension mechanisms. Each extension is exclusively additive, that
3 Because configuration contexts are frequently loaded sequentially into the device they are called bitstreams.
4 In literature there is ongoing discussion on the features of object-oriented languages, which is mainly driven by marketing interest
(e.g. [187]). We agree with the discussion in [75], which considers a language object-oriented if it provides first class mechanisms
for encapsulation and inheritance.
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is, it may add constraints to language constructs, but it must not take existing constraints away. Sets of
coherent extensions are organized in profiles. Profiles extend the UML meta-model by constructs specific
to an application domain and thereby define domain-specific languages. For instance the "UML Profile
for Schedulability, Performance, and Time" [188] extends the UML by constructs for modeling resources
and resource services which are commonly found in embedded computer systems. Other examples include
"UML Profile for Modeling Quality of Service and Fault Tolerance Characteristics and Mechanisms" [189]
and "Systems Modeling Language (SysML)" [190] (→ Section 2.3.2).
Modeling Structure
The fundamental constructs for modeling the structure of UML designs are classes, interfaces, packages,
and relationships. Classes describe coherent sets of features and constraints. As such, classes serve as tem-
plates for the creation of class instances, called objects. An attribute is a typed, structural feature, which
is associated with a class and is a part of the state of the respective objects. Operations and receptions are
behavioral features that specify the access protocol and type of associated object behaviors. Constraints
impose additional conditions on objects and features, such as pre- and post-conditions, the set of raised
exceptions, and eventual side effects. As a result, classes implicitly specify object interfaces, which can
be made explicit through the model element interface. Classes and interfaces can be organized in inher-
itance and implementation hierarchies that are modeled by means of generalization and implementation
relationships, which are constrained according to the basic principles of OO. Classes can have association
relationships, which define message exchanges that can occur between instances. Dependency relationships
make additional semantic dependencies between model elements explicit, such as usages, type mappings,
access permissions, and traces of refinements through different models. To facilitate the management, ex-
change, and understandability of UML models, model elements are organized in packages and models.
EXAMPLE 2.3: Fig. 2.6 shows a UML class diagram comprising two classes, Client and Server.
Clients request computations from the server using the compute(...) operation. This is done by send-
ing messages over the compute association between the classes. Both classes contain constructor and
destructor operations, which are marked with stereotypes create and destroy respectively.
<<auxiliary>>
Server
-result : int
+compute( a : int, b : int, c : int ) : int
<<create>>+create() : Server
<<destroy>>+destroy() : void
<<focus>>
Client
<<destroy>>+destroy() : void
<<create>>+create() : Client
+main() : void
compute +client
0..*+server
1..*
Fig. 2.6: UML Class Diagram Example
While the aforementioned constructs are used in models at different levels of abstraction, additional ele-
ments for structural modeling specific to design, implementation, and deployment are provided, namely
components, artifacts, nodes, and communication-paths. These constructs are basically specialized clas-
sifiers and relationships. Components are replaceable parts of a system and encapsulate coherent sets of
state and behavior. They may have associations and dependencies. Components are realized by classifiers
and can own sets of model elements. They offer a partitioning mechanism that is, in contrast to packages,
related to system realization rather than to model management. The content of a component is accessible
through its interfaces which are defined by ports and implemented by the realizing classifiers.
Components are abstract entities; they are manifested by artifacts, such as files, libraries, and processes.
Artifacts may be deployed on the nodes of a computer architecture. Nodes are specialized classes that define
the computational resources of a hardware architecture. Networks of nodes can be constructed by means of
communication-paths. In general, a node comprises a processing element, memory and I/O facilities. The
architecture and services of nodes and communication paths is not modeled in detail. Examples of nodes
include workstations, servers, and embedded devices; the respective communication paths may represent
buses, direct connections and wireless links.
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Modeling Function and Behavior
Behavioral modeling with UML is based on the object-oriented model of computation [75]. The objects
may be instances of classes, components, nodes, and auxiliary classifiers such as actors and data types.
Messages can be synchronous and asynchronous operation calls and signals. The sending and reception
evoke discrete events in the sender and receiver respectively, which can be used to trigger some associated
behavior. Behavior specifications owned by classifiers, define the conditions and activities for the state tran-
sitions of the respective objects. Behavior specifications owned by operations, represent the implementation
of the particular service provided by the operation. Receptions specify the capability of objects to react to
particular signal types.
The protocol and type to access object behaviors are specified by operations and receptions. As can be
seen in Fig. 2.7(a), the actual behavior can be modeled in detail using various language constructs, such as
actions, activities, state machines, and interactions. These constructs allow for the complete, precise and
therefore executable behavior specifications. They may also be used for rather imprecise specifications, as
they are often required during requirements capture and system analysis. Different methods for behavior
specification are frequently used together in the same UML model, whatever is most convenient and ap-
propriate to a particular behavior. These constructs are not mutual exclusive. That is, different types of
behavior specification can be embedded into each other. For example, in state machines state behavior is
defined using any of the specification methods. The same applies for the other constructs.
Activity
StateMachine
Interaction
OpaqueBehavior
+language : String [0..*]{ordered}
+body : String [1..*]{ordered}
Behavior
BehavioredClassifier
Reception
BehavioralFeature
Classifier
Operation
+method
0..1
+specification
0..1
+classifierBehavior
0..1
0..1
(a) UML Behavior Modeling Meta-Model
OpaqueAction
body: String[1..*] {ordered}
language: String[*] {ordered}
:OpaqueAction
body=add
language=MAL
instantiate
 Action
Notation
 Object
Notation
add
(b) OpaqueAction Example
Fig. 2.7: UML Behavior Modeling
Actions and Activities. In UML data transformations can be defined using actions or the Object Constraint
Language (OCL) [184]. OCL specifications are declarative. In contrast to actions, they do not support the
definition of flow control or side effects to the model. OCL is very efficient for defining relations over data,
and is frequently used in database and web applications, and as verification language. UML actions foster
an imperative specification style. The UML predefines a large number of actions, such as actions for the
creation and destruction of objects, communication, and for reading and writing structural features. The
OpaqueAction enables the definition of actions with particular semantics using a user-defined language.
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Fig. 2.7(b) exemplifies this for an add action. The instances of the action can be represented in object
notation or action notation, whereas both notations are equivalent.
The coordination and communication of actions is accomplished by activities. Activities define the exe-
cution context of sets of activity nodes (ActivityNode) and activity edges (ActivityEdge). The
execution model within an activity can be object flow oriented, control flow oriented, or both. Both models
are based on token exchange between activity nodes. Actions and objects are special activity nodes. Object
flows and control flows are special activity edges. In this thesis opaque actions are used to define specific
transformations on objects. The used action names can be found in Section A.2.2 in the appendix.
UML defines a graphical notation for the specification of basic actions and activity nodes. For some activity
nodes and edges no graphical notation is defined. The UML encourages the definition of action languages
or other notations for these language constructs. Action languages define a textual syntax for a subset of
UML actions. They are designed to suit a particular application domain, and commonly fix some of the
degree of freedom provided by the general execution model. In the past, several action languages have been
proposed, such as ASL, AL, OAL, and SMALL [191–194]. These languages are designed specifically for
software-only applications in business, telecommunication, and network systems.
Opaque Behaviors. Opaque behaviors provide a method of behavior specification that can be used if none
of the other constructs is appropriate. As Fig. 2.7(a) shows, opaque behaviors can be used to extend the
UML by application-specific languages, such as action languages and programming languages. Different
languages can be used to define the same behavior. The UML specification provides a means to express
common language constructs using activity nodes and edges. This enables the entire model semantics being
defined in UML.
State Machines. State machines are often used to specify global object behavior. UML state machines
closely resemble Harel state charts [195] in that states can be hierarchically nested and multiple states may
be active simultaneously. The state transitions are triggered by events, which again are evoked directly or
indirectly by actions. Each state can execute activities at its activation, finalization, and while it is active.
This enables the modeling of behavioral hierarchies.
EXAMPLE 2.4: In Fig. 2.8 two examples of state machine and activity diagram specifications in UML are
illustrated. The state machine diagram defines the behavior of instances of class Client. Transitions fire
when specific conditions are fulfilled. Such conditions are notated next to the transition in square brackets.
Dedicated sub-machine states are used to represent parts of a state machine that are specified in a separate
state machine. In activity diagrams transitions between activity nodes represent control flow. Objects
flowing into and out of activity nodes are decoupled through pins, which are denoted by small rectangles.
The shown activity diagram describes the compute(...) operation of the class Server.
Interactions. Interactions focus on the modeling of scenarios of the message exchange between classifiers.
Timing diagrams are specialized interactions that model the relationship between system state and time.
EXAMPLE 2.5: Fig. 2.9 presents a sequence diagram that describes the interaction between the classes of
the running example. After Client created an instance of Server it asynchronously calls the compu-
te(...) operation with some arguments x, y, and z. The server returns the results later on to the client.
Finally, the client destroys its server instance.
Auxiliary Behavioral Constructs. There is a number of diagrams which complement the aforementioned
constructs. They allow to focus on specific properties of system behavior. Use case diagrams specify the
function a system provides to its environment and the respective message exchange. Information flows
represent the exchange of information between system building blocks at a high level of abstraction.
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Fig. 2.8: UML Behavioral Diagrams Example
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Fig. 2.9: UML Sequence Diagram Example
2.3.2 System Design with UML
The UML is the lingua franca for the object-oriented modeling of software systems today. Support for
UML-based software development is state-of-the-art and has been implemented in various approaches and
tools, such as xUML [196], xtUML [194], Rhapsody [197], Rational ROSE [198], Artisan Real-time Stu-
dio [199], and many others. To enable the detailed definition of behavior, the first two approaches use a
dedicated action language, while the other approaches allow for the integration of software programming
language code into the models.
Various approaches for the UML-based hardware implementation have been presented. The mapping of
relevant parts of UML models to hardware descriptions is done either manually or (semi-) automatically.
Manual mapping requires the user to directly model the hardware implementation in some high-level lan-
guage (→ Section 2.2.1). For this, the UML meta-model is extended by constructs that map one-to-one to
respective language constructs. From such user models the respective hardware descriptions can be gener-
ated in a straightforward manner. Relevant examples include solutions based on SystemC [15, 200–205],
VHDL [204], and SpecC [206].
Automated mapping approaches use tool-specific transformation rule sets to convert UML models to hard-
ware descriptions. Common target languages are SystemC [13,207], Handel-C [8,9], and VHDL [208,209].
The current research in this field concentrates merely on the synthesis of state machines, and sequence di-
agrams. The synthesis of activities, actions, complete objects, and groups of objects is not well-researched
however. Also component-based hardware development approaches are rarely discussed in literature.
The UML was originally developed as modeling language for software systems, the development of systems
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comprising hardware and software components was not supported. As a response to the ongoing demand
for a modeling language for such systems the systems engineering support of the latest version UML 2.0
was strengthened by various constructs, such as timing diagrams and information flows. Still UML is no
complete system-level modeling language. Instead, in order to not confuse the core language, system en-
gineering constructs are added by means of the recently proposed profile "Systems Modeling Language
(SysML) Specification" [190]. Notable extensions of this profile are assemblies. These provide a mecha-
nism for functional modeling. Parametrics are a means of integrating engineering analysis, e.g. of timing
and reliability characteristics, into assembly models. Moreover, this profile extends the semantics of UML
activities and strengthens requirements specification. Other research on the development of profiles for
the analysis of embedded real-time systems can be found here [188, 189, 210, 211]. These profiles have
been evolving in the embedded systems domain and focus on design analysis and architecture modeling.
However, currently there is no profile that is sufficient for synthesis-oriented system development. A brief
overview of the relevant profiles is given in Section A.3.2.
Currently there is no complete, consistent UML-based system-level design flow, and tool-chains for recon-
figurable computer architectures. Recently, a number of research projects that go into this direction have
been started in the system-on-chip domain. Due to the popularity of C/C++-based approaches in this field,
the majority of solutions is based on variants of these languages. A particular implementation of the system
is modeled using UML, whereas a range of abstractions from untimed functional modeling to RTL model-
ing is used. Automated system-level DSE is only rarely used. The generation of the C/C++ code from the
model is mostly straightforward. The detailed synthesis is delegated to back-end tools which translate this
code into RTL HDL descriptions, or directly into hardware implementations. Examples of such approaches
include [12, 13, 15, 212, 213].
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3. MODEL-DRIVEN ARCHITECTURE FOR RECONFIGURABLE COMPUTER
ARCHITECTURES
3.1 System-Level Design with UML
3.1.1 UML as System-Level Design Language
In the previous chapter a number of system-level design approaches for run-time reconfigurable computer
architectures, and, more general, for embedded computer systems has been examined. Despite of some
effort in the direction of UML-based system-level design there is no consistent design flow, neither for
RTR-architectures nor for embedded systems. In this chapter an approach is proposed, which has been
developed for the former class of architectures, and that may be applied also in other domains. At first,
the suitability of UML and required extensions for system-level design are examined. Then a respective
development methodology is presented.
System-level design languages should support at least the following properties: expressiveness, modularity,
synthesizability, and verification/validation support. As has been discussed in the previous chapter current
approaches to system-level design utilize a wide range of computation models and languages with very
different characteristics. Owing to their convenience and familiarity, developers commonly use software
programming languages or hardware description languages. These languages have the advantage of being
directly executable or simulatable. As a result, they support early verification, and validation, to some
degree. Nevertheless, these languages lack system-level support, because
• the different aspects of a system, e.g. requirements, design, implementation, and deployment, are
not sufficiently separated. For instance, the system function is captured in one of many possible
implementations. There is no direct way to separate the design from particular implementations.
• important system aspects can not be represented adequately. For instance, often the specification
of non-functional requirements, design constraints, and deployment information is captured in code,
comments, and/or compiler directives. Concurrency and time cannot be expressed directly using
native language constructs. Instead, accordingly extended derivatives, such as HardwareC, Handel C,
or add-on libraries, must be used.
• the specification is inherently platform- and technology dependent. Examples are dependencies on
specific hardware, operating systems, programming language semantics, physical data organization,
and prerequisite libraries. Thus, the system analysis, estimation, verification, and construction is
aggravated.
Consequently, these languages can only be an intermediate solution to system-level design. UML-based
system-level design does not replace the existing approaches however. Instead, it builds atop of them and
adds full system-level modeling, verification/validation, design space exploration, and synthesis capabili-
ties.
Expressiveness and Modularity
It is a common observation in system design that the abstractions that are usable with a language should
closely match the application requirements. If not, the result will be rather stilted designs. UML is mainly
targeted toward object-oriented and component-based designs. The language provides constructs to model
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function, structure, and behavior of such designs on different levels of abstraction. The expressiveness and
modularization support for such systems is very high. This has been shown in the previous chapter and is
confirmed by a recent study on languages and computation models for system-level design [214]. According
to this study the object model is very suitable for the specification of data- and control-oriented applications.
Remarkable are the support for concurrency specification, behavioral hierarchies, and integration of other
computation models. The weaknesses in inherent verification support, which have been criticized by the
study, have been relieved by UML.
Synthesizability
The synthesis support of UML depends on the abstractions employed by the designs. Synthesizing software
implementations from object-oriented UML models is state-of-the-art today. Mostly high-level software
programming languages are employed as target languages. Software synthesis is particularly simple if there
are direct language mappings. This is the case for the common object-oriented languages such as Java and
C++. Other languages become usable when unsupported features are emulated using native language con-
structs. For instance, in C polymorphic operations can be implemented by emulating C++-virtual method
tables (VMTs), using structures and function pointers. Alternatively, critical features can be neglected or
prohibited in the UML model.
Similar considerations apply for hardware synthesis. In approaches that directly model a particular hard-
ware implementation synthesizability support is immediately given. The same applies for approaches that
neglect the problematic object-oriented features and use behavioral-level languages. The respective lan-
guage mappings are very similar to software synthesis but commonly require some tool-specific coding
style. If the detailed synthesis of RTL hardware descriptions is delegated to back-end behavioral synthesis
tools these approaches lack control and estimatability of the final implementation.
The full synthesis of object-oriented specifications into hardware and software, the synthesis of communi-
cation interfaces, and component-based synthesis are not well addressed by the current research however.
Verification and Validation
Formal verification is supported by the strict definition of the UML semantics. The high level of abstraction
and hierarchical models support a wide range of verification methods and make them more tractable. The
reason for this is the reduced number of elements to be considered on each hierarchical level. Constraints
and assertions can be included directly into the models using a suitable constraint language. UML uses the
OCL for this purpose [184]. For instance, the OCL is a very efficient means of defining preconditions and
post-conditions of operations.
UML enables the presentation of different vertical and horizontal abstractions in the same model. The
relations between the elements in different models can be captured explicitly or they are implicit through
the model structure. For instance, the realization of use-cases is traceable through interactions and the
class hierarchy down to the action level. Traceability is also given for structural features such as classes
and components and their refinements. Such redundancy can be exploited to perform validations on the
feasibility of models.
The most common approach to validate UML models is model execution. Generally, a model is considered
correct when it fulfills the requirements. A number of test-cases is formulated for the requirements that, if
model execution is applied, must be correct in order for the model to be right. Owing to the high level of
abstraction model execution is fast even for complex models. Advanced modeling environments allow for
integrated model execution. Other approaches synthesize the model into some software implementation and
execute the software. Lower level refinements can use the whole range of available techniques for analysis,
test, and debugging. However, these approaches rely on the correctness of the utilized interpretation system.
3.1.2 MOCCA Action Language
Actions are the fundamental unit of behavior. The specification defines a set of actions and their semantics
but it does not define a syntax. Rather than having an predefined and probably over-designed language that
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tries to fit all applications equally well users are free to define an action language that is most suitable to
their particular application domain. Users select the actions and activities that are suitable to their domain
and do not have to implement the full specification. The UML action semantics are a premise for building
executable and interchangeable UML-models. An action language should allow for full model access,
abstract from physical data organization, and not overemphasize sequential execution [192]. Additionally,
action languages for system-level design must support the requirements defined in the previous section.
Therefore, the language should facilitate analysis and optimization of control and data flow, and estimation
of non-functional system characteristics.
Existing action languages, like ASL, AL, and SMALL [191, 192, 194], have been designed for software
applications in business, telecommunication, and network systems with mixed control/dataflow. They have
a high level of abstraction in that they do not make any assumptions about data organization. Although this
provides some potential for performance optimization and broadens the available range of implementation
opportunities it complicates estimation. Moreover, the support of arithmetic and logic operations provided
by these languages is insufficient for the targeted application domains. Thus, the MOCCA Action Language
(MAL) was designed.
This language is compliant to the UML action semantics. In comparison to the named action languages
it has a medium level of abstraction because it requires the developer to make data organization and data
access explicit. However, this enables the employment of standard analysis, optimization, and estimation
techniques. Nevertheless, the development of higher level action languages for system-level design is con-
sidered a major research issue for the future.
MAL allows for the specification of sequential logic, arithmetical/logical/relational operations, instance ma-
nipulation, and class access. To make it easy to use and to reduce the learning effort, the syntax and seman-
tics of the language orients toward the statement and expressions of the Java programming language [215].
The language does not overlap with concepts that already exist in UML. The action language supports
only the constructs for control- and data flow specification. All constructs related to design modularization,
such as packages, classes and interfaces, have been removed, because they are redundant to UML. The
extensions and restrictions are summarized in Appendix A.1.1.
In this thesis MAL is used to define the behavior of operations. Each operation is associated with an opaque
behavior whose body attribute is defined using this action language (→ Fig. 2.7(a) on page 20). As has
been discussed in Section 2.3.1, this approach can be combined with other behavior specifications. Since
actions are the fundamental functional units of UML heterogeneous specification models can benefit from
the presented work as well.
Statements and Expressions adopted from Java
The MAL syntax and semantics of statements and expressions is similar to Java. That is, the common
statements for blocks, conditional execution, loops and exceptions are directly applicable. The same applies
for the expressions, with two exceptions. In MAL the conditional operator (?:) is not available, because
this operator is a common source of errors and restricts understandability. It can always be emulated by
using the if-statement. Moreover, MAL does not adopt Java’s synchronized-statement, because it is
redundant to UML’s guarded operations.
Additional Operators and Statements
In MAL there is no inherent distinction between primitive and complex classifiers. Designers can define
arbitrary operators on all classifiers. These operators are accessible in MAL using the same syntax as for
method invocations. In addition, MAL merely defines the syntax of the built-in operators, but does not
restrict the types on which operators can be applied. Designers can freely redefine the built-in operators to
be used with any type. This allows to extend the available set of operators without having to change the
action language.
In addition to the Java language specification [215], MAL defines a number of operators with a predefined
syntax and semantics. Some of them, e.g. for the access of associations and model navigation, are ex-
perimental or not fully supported by the current version of the MOCCA compiler. The definition of these
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operators can be found on the MOCCA co-development platform [216]. They will not be used in the course
of this thesis. The additional operators being used in this thesis are 1:
countof - The countof-operator determines the current length of an array. The operand is an array
reference. It returns the current length of the first dimension of an array.
Syntax: CountofExpression =
’countof’ ArrayReference
Priority: same as operator new
Objective: Java provides similar functionality by appropriate methods or attributes. Because this is
not a generic and portable mechanism in MAL a dedicated operator is used.
destroy - The destroy-operator is used to delete instances and arrays. The operand is a reference
to the instance or array. The operator has no return value. The operator works nested; if an array is
destroyed all referenced elements are destroyed.
Syntax: DestroyExpression =
’destroy’ ( InstanceReference | ArrayReference )
Objective: UML models cannot generally rely on the existence of garbage collection. Unused in-
stances and arrays must be explicitly freed.
async - The async-operator marks an operation call to be asynchronous. The operand defines the
receiver and the operation to be called as well as a number of optional arguments. The operator has
no return value.
Syntax: AsyncExpression =
’async’ MethodInvocation
Objective: The purpose of this statement is to overcome the restriction of the Java execution model
to synchronous method invocations in order to be able to better exploit multi-processor hardware.
EXAMPLE 3.1: Fig. 3.1 illustrates the additional operators. The example creates instance someInst of
class SomeClass and an integer array someArray. In a loop all elements of the array are read and the
number of zero bits of each value is computed. The data type int is specified to have a native operation
countZero(). The number of zero bits is passed asynchronously to someInst. At the end someInst
and someArray are destroyed.
Listing 3.1: MAL Additional Operators and Statements Example
1 SomeClass s o m e I n s t = new SomeClass ( ) ;
i n t [ ] someArray = new i n t [ 100 ] ;
3 . . . / / f i l l v a l u e s i n t o a r r a y
f o r ( i n t i =0 ; i < counto f someArray ; i ++) {
5 async s o m e I n s t . p r o c e s s ( someArray [ i ] . c o u n t Z e r o ( ) ) ;
}
7 d e s t r o y someArray ;
d e s t r o y s o m e I n s t ;
1 Syntax definitions are given in a standardized version of extended Bachus-Naur form [217] (→ Section A.4.1).
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Mapping MAL-Statements to Actions and Activities
MAL is an action language that provides a syntax for the most of the UML actions. The mapping between
this language and UML is straightforward. This mapping enables reasoning about model behavior entirely
in terms of UML. The action language defines just the surface representation of actions. Example 3.1
already gave an example. The employed mapping rules are presented in Appendix A.1.
The control-flow statements of MAL are mapped to UML activity nodes, such as LoopNode, Conditi-
onalNode, and Clause, for which the UML does not define a notation. The reason for this is that UML
expects these elements being presented by an action language. They are not used in activity diagrams since
the semantic of these elements does not fully align with the token based execution model. Object diagrams
are the only means of presenting these elements graphically in a UML compliant manner. Whenever these
elements are presented graphically an object diagram is used. Otherwise activity diagrams are used to
present activities.
EXAMPLE 3.2: As a first example Fig. 3.1 illustrates the mapping of four different MAL operators to UML
actions. Since for the CreateObjectAction and DestroyObjectAction no notation exists an
object diagram is used for representation. The mapping of the unary operators is straightforward. To
preserve the semantics of non-commutative binary operators, such as "%" (mod) in the right part of the
figure, two designated input pins named left and right are defined. The left (right) operand is always
mapped to the input pin named left (right). If commutativity matters the names are shown in the diagrams,
otherwise they are frequently omitted in order to avoid cluttering the diagrams.
x : Class
: DestroyObjectAction
: InputPin
target
: CreateObjectAction
x : Class
: OutputPin
: OpaqueAction
: OutputPin
X : Class
result
classifier
MAL: destroy x; MAL: x = new X();
body=neg
language=MAL
: InputPin
: OpaqueAction
: OutputPin
body=mod
language=MAL
: InputPin : InputPin
left right
resultresult
MAL: y = ~x;
arg
x : ObjectNode
y : ObjectNode
a : ObjectNode b : ObjectNode
c  : ObjectNode
MAL: c = a % b;
Fig. 3.1: Mapping of MAL Operators
EXAMPLE 3.3: Fig. 3.4 illustrates the mapping of the for-loop in Listing 3.1 to UML actions and activi-
ties. The loop management is mapped to a LoopNode. The operators (++, <, countof, []) are mapped
to instances of OpaqueAction.
Clearly, this representation hampers readability and understandability. The major problem of the full nota-
tion is the large number of pin and flow objects. To improve readability, a compacted notation is proposed,
which is less intrusive as the one presented in [218]. Input pins and output pins are shown as small cir-
cles, which are filled white or black respectively. To distinguish control-flow edges from data-flow edges,
control-flow edges are stereotyped ControlFlow. If ambiguities can occur, data-flow edges are stereo-
typed ObjectFlow. These rules are illustrated in Fig.3.3. Accordingly, Fig. 3.4 shows the object diagram
of Fig. 3.2 in compacted notation.
This representation can fully reflect the control- and data flow MAL specifications. The format combines
features of abstract syntax-trees, control/data-flow graphs and hierarchical task graphs. It is intended to
provide a common foundation for detailed behavior specification using UML. It may also serve as language
independent exchange format for such specifications. Because no existing action language and tool sup-
ports the action semantics completely, the exchangeability of such specifications is likely to be restricted to
particular domains and tool chains.
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Fig. 3.4: Compacted Mapping of Loop in Example 3.1 to Actions and Activities
3.2 Model-Driven Development Methodology
3.2.1 Co-Design, Platform-based Design and Model-Driven Architecture
Hardware/Software Co-Design
Hardware/software co-design is the traditional paradigm to the tool-based design of hardware/software sys-
tems. This discipline evolved in response to the increasing complexity of application development for
powerful microprocessor systems in the mid-1980s. Co-design transforms system specifications into imple-
mentations that realize the specified function and meet all constraints. Whilst early approaches to co-design
put emphasis on the problem of coordinating hardware and software development, later approaches moved
toward higher degrees of integration and automation. The goal is to perform partitioning and refinement
as late as possible in the design flow. Thereby the risk of design iterations, owing to unsuitable partitions
missing the system constraints, is reduced.
Traditional co-design creates an individual architecture/micro-architecture for each problem. As a result,
an optimum implementation is developed individually for each problem. This is beneficial for high vol-
ume productions with negligible development cost. Problem-specific solutions pose severe challenges on
estimation, verification, and synthesis however. Owing to the reduced reusability, portability, and flexi-
bility, the non-recurring engineering cost and manufacturing cost increase. Low-volume productions and
systems utilizing fixed architectures for different problems are not supported well by traditional co-design.
Reconfigurable architectures introduced a higher degree of system programmability. Although this helps in
relieving these problems the majority of challenges remains.
Platform-Based Design
To overcome the problems inherent to traditional co-design, in the recent past a novel paradigm for sys-
tem design evolved. The core of this paradigm are reusable architecture platforms, which can be used to
implement a broad range of systems [72, 219–221].
DEFINITION 3.1: A Platform is an architecture comprising fixed sets of components that define coherent
sets of functionality and non-functional characteristics of its services. The components may be variable
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to provide some degree of flexibility for lower level refinements and hide their micro-architecture from the
systems that depend on the provided services.
DEFINITION 3.2: A Platform Instance is a platform that fixes all variability of its components to specific
settings.
Platforms are a means of standardization and facilitate design reuse, portability, and flexibility. Pre-characte-
rization of architectural components with their implementation characteristics supports high-level estima-
tion and helps to avoid design iterations. Formal definitions of platforms and applications support early
verification and synthesis. Architecture platforms may be abstract, such as software platforms, operat-
ing systems and libraries, or physical, such as specific combinations of processing elements, storage, and
peripherals. The core methodology of PBD is the Y-chart approach to system design [5], which is illus-
trated in Fig. 3.5. To maximize the implementation opportunities, the system function and the architecture
platform are isolated. The implementation of the function with the architecture platform is established
in a dedicated mapping step. Mapping is done by relating system behavior and structure to appropriate
Function
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Mapping
Synthesis
Analysis
Architecture
Fig. 3.5: Y-Chart Design
architectural elements. Transformations are required to ex-
plore design alternatives and to optimize results. The best de-
sign, with respect to some cost function, is chosen for synthe-
sis. The synthesized result may be analyzed and refined by
subsequent flows. During the traversal of the design flows the
level of abstraction of both, the function specification and the
architectures, is steadily lowered, and an increasing number
of implementation parameters is fixed. This approach is an
instance of the principal system-level design flow (→ Section
2.1.2).
The core of PBD is the orthogonalization of system function
and implementation architecture, DSE, synthesis, and analy-
sis. PBD is basically a specialization of hardware/software
co-design that specifically addresses the challenges of cost-
effective development in the todays economical environments.
A tremendous increase in design productivity and quality of
hardware and hardware/software systems is necessary in the future. The key stones of productivity im-
provement are reuse and higher abstraction levels. PBD puts strong emphasis on component-based design
since components are an efficient means of reuse. Pre-verified and pre-tested components ease the system
verification and test and help improving their tractability. Raising the level of abstraction from levels that
are too close to particular implementations, in order to reveal the full range of implementation opportunities
for a function, is emphasized. In contrast, current system-level design lacks the low abstraction at register-
transfer level. Higher levels of abstraction will require vast progress in methodologies, DSE, synthesis,
and automation. Early modeling is another important issue in system-level design. Current RTL design ap-
proaches use modeling very late in the design flow, e.g. for creating behavioral models of hardware parts. In
the future, modeling must move into the center of the design flow for modeling system function [222, 223].
Model-Driven Architecture
At the same time as platform-based design evolved in the embedded systems domain in the software domain
the paradigm of MDA has been established [4]. MDA is a development paradigm that features the model-
based development of software systems. The principal goal and approach of MDA is similar to PBD. As
embedded systems, the software development of telecommunication systems, web-services and data base
management systems faces highly fragmented technological environments. Moreover, MDA also aims at
providing design reuse, portability, and flexibility through the strict separation of application logic from the
platforms utilized for its implementation and execution. Although there is major research and development
effort in this direction up to now there is no concise definition of MDA. Instead, there is just some agreement
on the processed models and steps.
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The MDA approach builds upon a set of UML profiles (→ Section 2.3.1), called core models. Core models
define a particular type of platform that is independent from specific platform instances. A platform is in-
directly linked into the application by using the elements of the respective profile. The link is substantiated
into the final implementation by applying a series of transformations. The most important transformation
types are model-to-model and model-to-implementation mappings. Applications and core-models are cap-
tured using UML. The application models access services provided by the utilized platform in terms of
the appropriate core models. UML models extend the semantics of UML by domain specific semantics.
As a result, the application models are platform-independent models (PIMs) with respect to a specific core
model instance. PIMs are successively transformed into platform-specific models (PSMs). PSMs are UML
models that link the application into particular platforms. Finally, PSMs are transformed into platform-
specific implementations (PSIs). Owing to the focus on software and the quite direct link between design
and implementation, MDA has no notion of DSE and does not define metrics and estimates for the selection
of platform instances.
The core of MDA is the orthogonalization of system function and implementation architecture, the principal
models and relationships, and the common model representation using UML. The level of abstraction is
raised, to enable the development of applications that are widely independent of a particular technological
basis. UML models are put into the center of development. Their content and semantics is not defined by
the MDA specification. MDA promotes modeling and object/component-based design using UML.
3.2.2 Model-Driven, Platform-Based System-Level Design
Incorporating Platform-Based Design and Model-Driven Architecture
Both, platform-based design and model-driven architecture, share a common set of goals and principal ap-
proaches though they have evolved in different domains. In some sense both approaches are complementary
to each other, which suggests to incorporate them into a common framework. As illustrated by Fig. 3.6, PBD
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Fig. 3.6: Model-Driven Architecture based on Platforms
can be implemented as spe-
cialization of MDA. The sys-
tem design and architecture
platforms can be captured us-
ing UML models. Initially,
the requirements are trans-
lated into a PIM, which is
based on a design platform.
The PIM is then refined into
a PSM and a PSI with respect
to a target platform. Each of
these artifacts selects a partic-
ular point in the platform ar-
chitecture space. Mapping is
the fundamental transforma-
tion applied to the application-specific models, whereas additional transformations are conceivable. The
grayed refinement pyramid illustrates how different sets of requirements translate to different designs and
implementations.
Fig. 3.7 formalizes this relationship as meta-model for design methodologies. The advantages of incorpo-
rating PBD and MDA are appealing. Modeling technology is put into the center of development. UMLs
hierarchical modeling capability supports design productivity and quality. At the same time system verifi-
cation and test become more tractable in the reality of complex designs.
Standardized representations are key to higher levels of abstraction. In comparison to register-transfer level,
the current behavioral-level abstraction offers large gains in design productivity and quality. To cope with
the complexity of future systems, raising the specification to the system-level is a premise. Ideally, systems
can be modeled using a single specification and standardized representation. Model compilers automatically
transform the specification into final implementations, whereas the implementation is parameterized by
respective platform models.
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Fig. 3.7: Model-Driven Architecture and Platform-Based Design
To enable such environments the development of appropriate model-to-model mappings, model-to-imple-
mentation mappings, and respective tool support is required. The gap between the models and back-end
design flows is bridged using language mappings. For instance, hardware designs may be generated from a
UML model via UML-to-VHDL or UML-to-SystemC mappings. UML-to-C++ mappings can be used for
software respectively. Transformations between different models of computation can also be achieved with
appropriate language mappings.
In the longer term this approach may lead to the unification of hardware and software development. For
this a convergence in the applied methods and tools is a prerequisite. This will not implicate, however, the
replacement of existing languages, models of computation, and tool infrastructure. They will be used as
entry into specialized design flows in the back-end of UML-based system-level design. By means of the
standardized representation different tools, e.g. for modeling, verification, and synthesis, can be coupled
more tightly in order to further improve productivity and quality.
The presented relationship between PBD and MDA is not generally applicable however. MDA obliges on
using UML and object/component-based design and particular model types to some extent. Not all special-
izations of platform-based design may benefit from such constraints today. As recent publications indicate,
system-on-chip as the major driver of system-level design can benefit from using UML and a model-based
approaches, e.g. [12,13,196,205,212,213]. Arguably, as mature methodologies, core-models, and mappings
become available for specialized domains (e.g. mixed analog/digital, mechanical components) the number
of application domains will gradually increase. How this is accomplished for object-oriented applications
of run-time reconfigurable architectures is discussed in the remainder of this thesis.
General Development Activities and Artifacts
Fig. 3.8 illustrates the model-driven methodology for object-oriented applications of reconfigurable archi-
tectures in detail. This methodology is a specialization of the proposed incorporation of PBD and MDA
in that it specifically defines the development activities and artifacts. Other approaches may specialize this
framework differently according to their specific requirements. In this section focus is on the discussion of
the development activities. In order to give the reader a better understanding the content of the employed
artifacts is briefly outlined. Section 3.3 provides a thorough discussion of the artifacts.
The development of applications is based on platforms, whereas different platforms are used for design,
implementation, and deployment. Thereby a strict separation of development concerns is accomplished.
Moreover, this approach eases validation, portability, adaptability, and reuse. Platforms represent sets of
assumptions, which are the foundation of any development effort. Present design efforts mostly capture
platforms implicitly in language reference manuals, libraries, and tools. Implicit platforms limit the adaption
to changing requirements and hamper the automated interpretation. In contrast, the presented approach
3.2. Model-Driven Development Methodology 35
Verification/Validation
Specification
PIM
Design Platform
Model
PSM
Platform Mapping
Target Platform
Model
PSI
Target Platform
Synthesis
Design
Model
Use-Case
Model
Deployment
Model
Implementation
Model
Software
Modules
Hardware
Modules
Requirements
Specification
Fig. 3.8: Model-Driven Architecture Methodology Overview
makes platforms explicit by using platform models, whereas each platform is specified by a dedicated
platform model. Platform models abstract from the details of the platform described but carry enough
information to avoid iterations in the design flow. They are a direct consequence of the incorporation of
MDA and PBD in Fig. 3.7.
Specification. Purpose of the specification phase is the creation of a design that realizes the system func-
tion. Input to this phase is the requirements specification and a design-platform model (DPM). The require-
ments specification is a formal or informal statement on the functional and non-functional requirements of
the system. It is first translated into an use-case model. For each use-case a number of test-cases is defined
as basis of subsequent functional tests. As the specification proceeds the use-case model is elaborated in
detail and a design model is constructed. The design model represents an executable and implementation
independent realization of the specified use-cases. Elaboration and construction are finished when the de-
sign model successfully executes all test-cases. Each design model is based on a design platform. A design
platform is the fundamental set of types and constraints being used for system design. During elaboration
further models, such as analysis models and test models, may be created. Such models aim at improving
human understanding and management. Their application and content is highly dependent on the appli-
cation domain, project, and organization. These models do not directly effect the implementation though
they may help in creating the design model. Consequently, the presented approach does not constraint the
specification in such detail.
Platform Mapping. Given a platform-independent model of the system implementation proceeds by trans-
forming this model into a platform-specific model. The PSM is an UML model that defines a mapping of
the design to the target platform. Consequently, this model fixes all free implementation parameters of the
relevant elements of the design. It is created from the design model either manually or (semi-) automatically.
The PSM defines an implementation model and a deployment model for the design model. These models de-
fine a realization of the design model using the services provided by the target platform. The target platform
reflects the basic assumptions and restrictions when implementing and deploying systems. This platform
is captured in a target-platform model (TPM). The transformation of the PIM into the PSM may be direct
or it may require the creation of intermediate models. The approach being taken mainly depends on the
employed transformations. The core of this activity is design space exploration including partitioning and
system-level estimation. An approach that specifically addresses object-oriented specifications is presented
in Chapter 4.
Synthesis. Given a platform specific model of a system, implementation proceeds by implementing it into
a platform-dependent application. Central activity is the synthesis of the hardware and software modules and
communication interfaces. The synthesis may be performed manually or (semi-) automatically. Synthesis
is based on the PSM and the TPM. Components being deployed on nodes representing microprocessors are
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implemented as software modules. Hardware modules are synthesized for components being deployed on
nodes representing reconfigurable fabrics. The implementation of hardware- and software-modules can be
described using different languages. Each particular commitment to a set of languages must be reflected in
the target-platform model. Whilst the synthesis of software from object-oriented models is state-of-the-art
today, the synthesis of respective hardware and automated synthesis of communication interfaces has not
been addressed yet sufficiently. In Chapter 5 respective approaches are presented.
Verification and Validation. In the presented approach quality checks can be performed on all models in
the refinement hierarchy. In contrast to traditional simulation, the automated synthesis capability enables
the direct execution of the applications. Functional simulation can be performed by synthesizing a software
implementation whose adherence to the defined test-cases is tested. Subsequently system function can be
gradually migrated and tested in hardware.
Tool Support and Automation
The approach is backed by a novel type of model compiler called MOCCA. Given complete and precise
models of the application design and the employed platforms this compiler can automatically perform val-
idation, platform mapping, optimization, and synthesis. The synthesized implementation is executable and
exploits the capabilities of the hardware architecture. The algorithms presented in this thesis have been
implemented in MOCCA. The current version of the compiler accepts its input in XMI format. Designers
can use any UML modeling tool that supports this format and MOCCA’s UML subset for design entry.
The compiler provides an extension interface to enable the adaption to tools that do not support this format.
MOCCA is presented in Chapter 7.1.
3.3 Platforms and Models
3.3.1 Use-Case Model
DEFINITION 3.3: An use-case model specifies the principal system function and the interaction of the sys-
tem with one or more actors, being located in the system environment, to access this function.
Use-case models are the main tool of developers for capturing the system requirements. Analysts utilize
such models to get a better understanding of the system. These models are the basis for the construction
and test of design models and their implementations. Use-case models represent the system function at the
highest possible level of abstraction. As such, they do not commit to any particular design or implementa-
tion. They demarcate the scope of the system and its environment. The environment comprises the principal
actors who are going to work with the system [6, 194, 224–226].
3.3.2 Design Platform Model
DEFINITION 3.4: A design platform is an architecture platform that comprises a set of basic data types,
their relationships, and constraints, that build the foundation for the construction of designs.
DEFINITION 3.5: A design platform model is an UML model that represents a design platform.
DPMs are the basis for constructing design models for applications in a particular domain. A design-
platform model must be semantically autonomous of particular designs and implementations and should
not define or use such designs. Moreover, this model must not be used as a replacement for domain-specific
models. The relationship of design models and design-platform models is formalized in Fig. 3.9.
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Fig. 3.9: Platform-Independent Model Meta-Model (continues Fig. 3.7)
Each design-platform model represents a set of design data types.
DEFINITION 3.6: A design data type is a data type that is used to construct design models.
Design data types fall into core data types and auxiliary data types. The core data types are specific to
the particular domain and provide the basis for the definition of other data types. Examples of core data
types are integer-, boolean-, or real-types. The definition of the core data types is mandatory, because the
types defined by the UML specification are defined too loosely in order to be useful in real-world designs.
Auxiliary data types are not as fundamental as core data types but they are used by virtually all applications
within the domain. Examples include data types for input/output, access to actors/sensors, and system
control. For each type the relationship to other types in terms of generalizations and dependencies the
supported operations, and constraints are defined.
In contrast to the present approaches, DPMs make all classifiers and their services explicit. This has the
advantage that relationships and constraints can be adapted to the domain to some extent. Moreover, all
types may be extended by arbitrary operations. Consequently, the designer is not restricted to a fixed set
of predefined operations. Instead, she can extend all types as it is useful for design understandability and
construction. This approach emphasizes human-friendliness rather than machine-friendliness. An example
has already been given in Example 3.1 on page 28, using the int-type that has been extended by the
countZero()-operation.
EXAMPLE 3.4: Fig. 3.10 shows a small part of a DPM. The example illustrates some types which may be
used in design models. For the boolean-type the set of available operations is illustrated. The operations
represent the core operations of this data type (→ Example 3.5). Constraints are exemplified using the
int-type, for which the domain and its distance to other types is shown. The types are organized in an
inheritance hierarchy. Multiple inheritance is supported for interfaces, which enables the simulation of
multiple inheritance of classes. The illustrated DPM is captured using the "Design-Platform Profile". This
profile is described in Appendix A.5.1. The design platform model used for the examples in this thesis is
described in Section B.1.
Language- and Compiler-Specific Core Data Types and Core Operations
Although the DPM is independent of a particular action language and model compiler, both of them may
require the design-platform model to define a specific set of core data types. Model compilers require
particular core data types to accomplish optimization, platform mapping, and synthesis. Such classifiers are
part of the definition of all present action languages.
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Fig. 3.10: Design Platform Model Example
For each core data type its domain and the set of operations must be defined. In principle, arbitrary oper-
ations can be defined for a type. However, there is a minimum set of operations that the type is expected
to offer. This set of operations is called the core operations of the data type. In contrast to all other opera-
tions, the core operations are associated with a predefined semantic. This semantic is exploited in order to
perform model transformations such as arithmetic optimizations. If a data type does not define the expected
core operations this can render a model invalid. The reason for this is that model compilers test if for each
feasible action being used in a model an appropriate operation exists in the data type of the object on which
the action is invoked. If not so, the model is considered invalid. Moreover, the missing of core operations
can impede the applicability of transformations that are defined with the missing operation.
EXAMPLE 3.5: The design-platform model in Fig. 3.10 shows the core operations for the boolean-type.
This set includes logical operations (cond_and, cond_or, xor, not), tests of (un-) equality (eq, neq),
a cast to an instance of data type bit (cast), and the assignment of another instance of type boolean to
the current instance (asgn). MOCCA’s set of core data types and core operations is described in Appendix
A.2.1. Notice, that cond_and and cond_or are the operation names for the conditional AND and OR,
while and and or denote the operation names for the bitwise AND and OR respectively.
Mapping Actions to Core Operations
By Definition 2.7, the only inherent capability of each object is to send and receive messages. The set of
messages an object can respond to is defined exclusively by the classifier specification of the object. As
discussed in Section 3.1.2, action language specifications are mapped to UML actions. Straightforwardly,
in a true object-oriented approach, only such actions can be executed on an object for which a respective
service exists. On the other hand, UML defines actions separately from objects rather than as object services;
objects are flowing into and out of actions. Hence, actions must be mapped to operations.
EXAMPLE 3.6: Listing 3.2 and Fig. 3.11 illustrate this concept. The listing shows statements that declare
two boolean variables a and b. Variable c represents an array whose elements are also of boolean-type.
The figure shows the representation of the statement in line 4 using actions, and the mapping of the actions
to respective operations in the data types. The read access to the array ([]) maps to a get action (→ Tab.
A.6), that reads the value that is stored at index i in array c.
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Listing 3.2: MAL Statement Example
boolean a , b ; i n t i ;
2 boolean c = new boolean [ 1 0 0 ] ;
. . .
4 a = c [ i ] && b ;
<<Boolean>>
boolean
                         ...
+ cond_and( boolean : arg ) : boolean;
<<mapsto>>
<<Array>>
boolean[ ]
                  ...
+ get( int index ) : boolean;
+ put( int index, boolean : arg ) : void;
<<mapsto>>
a
ic
b
cond_and
get
left right
Fig. 3.11: Mapping of Actions in Listing 3.2 to Core Operations
This problem is solved in two steps:
1. unambiguously associate the action with an unique object,
2. unambiguously determine the most specific operation in the classifier of the associated object.
Associating the action with an object. Actions are associated with an object that is carried by an incoming
or outgoing object flow. Notice, that apart from InvocationActions, in the presented approach, actions
have at most two incoming object flows and exactly one outgoing object flow. So, actions are associated
according to the following rules, which apply in the order of definition:
1. each action that has no incoming object flow or that writes to an instance of ObjectNode is associ-
ated with the object that is represented by this object node.
2. each action that has a single incoming object flow is associated with the object that is carried by this
object flow.
3. each action that has a two incoming object flows is associated with the object that is carried by the
incoming object flow named left (→ Example 3.2 on page 29).
These rules resemble the associativity of the MAL operators. All actions for object creation, destruction,
writing, test, and computation are mapped to respective core operations. Reading actions on a scalar variable
are directly associated with the output pin that carries the variable. To read elements of orderred non-scalars,
i.e. lists, the variable carried by the output pin depends on a selection operation which is controlled by an
index variable. The same considerations apply for writing actions on elements of non-scalar variables. To
make this selection explicit, all non-scalar types must provide a get-operation to read elements, and a
put-operation to write elements. Invocation and reply actions are not required to be mapped since they
realize the object inherent capability of message exchange (→ Definition 2.7).
Searching the most specific operation. The operation that realizes a particular action is selected by the
declaring classifier of the object, the operation signature, and the list of arguments. The mapping of action
names to operation names is defined in Tables A.6-A.12. The argument list comprises all object input pins
in the order of their definition, except the input pin carrying the object with which the action is associated, if
applicable. The most specific operation is searched in the classifier of this object. Thereby inheritance and
polymorphism can be applied. The selection algorithm for most specific operation is presented in Algorithm
3.1. The algorithm uses similar rules for operation resolution as Java [215].
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Algorithm 3.1: Find the most specific operation - findMSO(classifier, name, ArgList)
Input : Classifier for which to search the operation: classifier. Name of the searched operation: name.
Argument list: ArgList.
Output: Operation msop defined by classifier and most specifically matching name and ArgList
msop← ∅, distance←∞;
while classifier 6= ∅ ∧ (msop = ∅ ∨ distance > 0) do
OpSet← Operations defined by classifier, named name and having |ArgList| parameters;
foreach op ∈ OpSet do
ParamList← List of parameters of op;
ldistance← 0;
for i = 1 to |ArgList| do
carg ← Classifier of argument at position i in ArgList;
cparam← Classifier of parameter at position i in ParamList;
ldistance← ldistance+ distance(carg, cparam);
if ldistance = distance then
error because op ambiguates other operation
else if ldistance < distance then msop← op, distance← ldistance;
classifier ← next generalizing classifier;
return msop;
At the heart of the algorithm is the computation of the combined distance of the argument classifiers to the
formal parameter classifiers. The distance is a relation on classifiers. It represents the minimum number of
generalization relationships between two classifiers, whereas only classifiers that are in sub-type relation-
ship have a finite distance. The distance between two classifiers c0 and c1 is:
CL = {cli} − set of classifiers
distance : CL× CL 7→ N
distance(c0, c1) =


0 if c0 = c1,
min(length of generalization path from c0 to c1) if c0 specializes c1
−∞ else
The computation of the most specific operation considers the type hierarchy. For the list of argument
classifiers the operation with the best corresponding list of parameter classifiers is searched, whereas the
correspondence of each argument is searched in the generalization hierarchy of the argument classifier. This
strategy can cause a loss of information however, if the generalizations cannot fully represent the domains
of their specializations, as it is the case for hierarchies of primitive data types (→ Fig. 3.10). Moreover, in
some cases type reclassification might be desired. To avoid loss of information, sometimes one would like
to reclassify objects in a way that is not reflected in the classifier hierarchy. For instance, in the example
hierarchy the best approximation of the boolean-type is bit rather than object, although both data
types are not related to each other in terms of generalization2.
To handle such situations, designers can model the distance between classifiers using the Distance-
Vector constraint. A distance vector is specified for individual classifiers and defines the distance of the
classifier to a list of other classifiers3. If a distance vector is specified for a classifier it overrides the default
distance computation. Distance vectors can be used to link classifiers in ways that are not reflected in the
classifier hierarchy. These vectors are not required to be exhaustive. The distance to a type that is not listed
is computed as the sum of distances between individual classifiers, whereas the default computation is used
whenever no distance vector is given. The syntax of distance vectors and all other specifications in this
thesis that employ constraints and tag values is defined in Section A.4.
EXAMPLE 3.7: Fig. 3.10 exemplifies the use of distance vectors with the int-type. The vector states that
2 A reversed hierarchy would be semantically wrong, because specializations would be restrictive in the supported messages. This
would violate the open-closed principle and Liskov Substitution Principle [227, 228].
3 Notice, that this definition differs from the distance vectors used in compilers to capture loop dependencies [229].
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the distance of int to itself is zero. Using the standard distance the distance of int to float and double
would be infinite. In contrast, the given vector assigns finite distance values.
3.3.3 Design Model
DEFINITION 3.7: A design model defines an executable and implementation-independent realization of the
use-cases of a system.
The relationship of design models and use-case models is formalized in Fig. 3.9. The design model defines
the structure and behavior of the system. System structure is defined using packages, classes and interfaces
and their various relationships. Behavior is defined using operations and structured activities, whereas
detailed behavior is defined with actions at the intermediate level with regard to the UML specification.
The MOCCA Action Language is used as action language. State machines are not supported by MOCCA
although it can be extended accordingly. For the specification of concurrent behavior active classes are
supported. Synchronization of concurrent control flow is accomplished using guarded operations. The
model of computation is objects communicating through structured messages.
In order to facilitate design reuse and portability, each design model should be partitioned into multiple,
domain-specific sub-models. Domain-specific models are a tool for the orthogonalization of a system into
the subject matters it involves, e.g. networking, user-interface, and data-processing. The design model for
each domain should be functionally cohesive and semantically autonomous of other domains [194].
Design models must be closed under the set of classifiers. That is, all classifiers that are used in the design
must be defined either in the design model or in the DPM. Consequently, the domain of classifiers depends
only on the information provided in these models. This property is used by model compilers in order to
perform design validation and optimization. The validity of a design model is determined entirely by the
design platform model and the constraints imposed by the UML specification. To use a specific design
platform, a design model must import the respective design-platform model. Though, according to MDA,
the design model is platform-independent, this independence refers only to the target platform. Each design
model depends on a design platform however4.
Auxiliary Design and Optimization Extensions
Design model elements can carry additional information that is used to support optimization and implemen-
tation of the design:
Optimization-Constraints/Properties - Optimization-constraints and properties give designers a fine-grain-
ed control of the optimizations performed by model compilers. In contrast to traditional approaches,
that allowed designers to enable/disable optimizations only globally, in the presented approach such
constraints can be defined for each relevant element in the design model.
EXAMPLE 3.8: Listing 3.3 shows examples for the specification of optimization-constraints as imple-
mented in MOCCA. Optimizations can be defined per project, or they may be associated individually
to the regarded model elements. The scope of optimization-constraints is the model element and all
model element below with respect to the containment hierarchy. For instance, if the constraints in the
example are assigned to an operation then they apply for the operation and all elements below, if they
are not overridden. If they are assigned to a class the scope is the class and all features of the class.
Listing 3.3: MOCCA Optimization-Constraint Specification Example
mocca . o p t i m i z a t i o n . l o c a l _ l o o p _ u n r o l l i n g := yes
2 mocca . o p t i m i z a t i o n . l o c a l _ l o o p _ u n r o l l i n g _ l e v e l :=10
mocca . o p t i m i z a t i o n . a r i t h m e t i c _ t r a n s f o r m a t i o n s := yes
4 For traditional reasons, the author continues to use the term "platform-independent" and is aware that this specifically refers to
the target platform.
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Execution-Constraints/Properties - Execution-constraints and properties are used to define execution char-
acteristics of model elements. These characteristics only depend on the design and its input data (→
Section 4.4.1). They are frequently used to control the implementation. Like optimization-constraints,
execution-constraints can be defined for each relevant model element in the design model.
EXAMPLE 3.9: Listing 3.4 illustrates the specification of important execution-constraints. The ex-
ecution probability and frequency constraint is associated with behavioral model elements, such as
activities, activity groups, and actions. The last two constraints define the maximum number of ele-
ments of an array and the maximum number of concurrent instances of a classifier.
Listing 3.4: MOCCA Execution-Constraint Specification Example
1 E s t i m a t e d F r e q u e n c y :=250 / / a s s o c i a t e d wi th b e h a v i o r a l e l e m e n t s
E s t i m a t e d P r o b a b i l i t y : = 0 . 0 2 5 / / d i t o
3 Es t ima tedMaxArrayElemen t s :=1152 / / a s s o c i a t e d wi th a r r a y s
E s t i m a t e d M a x C o n c I n s t a n c e s :=32 / / a s s o c i a t e d wi th c l a s s i f i e r s
3.3.4 Implementation Platform Model
DEFINITION 3.8: An implementation platform is an architecture platform that comprises a set of types,
their relationships, constraints, and mappings, that build the foundation for the implementation of designs.
DEFINITION 3.9: An implementation platform model is an UML model that represents an implementation
platform.
Implementation-platform models are the foundation for the construction of implementation models for de-
sign models. The model is, however, semantically autonomous of particular design- and implementation
models and must not define implementations of particular designs. An implementation-platform model de-
fines the realization of a design-platform model. As a result, each implementation-platform depends on the
application domain to some extent. Fig. 3.12 defines the models and relationships formally.
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Fig. 3.12: Implementation Models Meta-Model (continues Fig. 3.9)
Examples of implementation-platforms are software programming language environments, such as C/C++
and Java. These environments define sets of types and components that can be used for implementation.
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Implementation-platform models define this information, that is relevant for platform mapping and synthe-
sis, formally and explicitly. To reflect heterogeneous development environments and refinement hierarchies,
implementation-platform models can be nested and stacked. For instance, some behavioral synthesis envi-
ronment may build atop of a VHDL environment for subsequent RTL-synthesis which itself is build atop
of a gate-level synthesis platform (→ Section 2.2.1). The resulting platform stack can be modeled using a
separate model for each platform and detailed associations between their types and components. The im-
plementation platform models for C/C++ and VHDL, which are used in this thesis, are presented in Section
B.2 and B.3.
Resource Model
Implementation-platform models enable the access to the resources and resource services offered by com-
puter architecture. This resource-centered view, which is implicit to the implementation-platform model,
is called resource model. Fig. 3.13 illustrates the general resource modeling framework (GRM) which is
the foundation for resources modeling of the presented work [188]. The GRM evolved in the real-time
community as a means of UML-based quantitative analysis and realization specification.
ResourceInstance
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Instance
ResourceServiceInstance
Resource
Descriptor
QoScharacteristic
ResourceService
+instance
0..*
+type
1
+instance
0..*
+type
1..*
+instance
0..*
+type
1
0..* +type
1..*
0..*
+offeredQoS0..*
0..*
+offeredQoS0..*
0..*
+offeredQoS0..*
0..*
0..*
1..* +offeredService1..*
Fig. 3.13: GRM Core Resource Meta-Model [188]
Resource services are the building blocks of architecture implementations. A resource is a model element
that provides dedicated services to clients. Resources services and resources are characterized by their
QoS. Resources and resource services are classifiers and must be instantiated in order to be useful. The
GRM definition of resource services differs from Definition 2.2 in that each service is associated with a
single implementation option only. Although the GRM has been developed mainly for the analysis of real-
time domain models, its key concepts for modeling resources, resource services, and their QoS integrate
smoothly into model-driven, platform-based design for reconfigurable architectures. Intentionally, the GRM
specifies abstract concepts rather than defining particular extensions to UML. The model defines what in-
formation needs to be defined by domain specific models, instead of prescribing concrete notations, because
different domains and tools will require different integrations of the provided concepts. Fig. 3.14 defines
the integration of the GRM core model into the presented approach to model-driven, platform-based design.
Resources and resources services are the common concept of implementation and deployment. Thereby
the resource model defines the link between these development phases and their underlying models. The
functionality offered by a resource service is accessed via the feature interface of implementation types.
The particular access mechanism depends on the implementation platform. Implementation components
proxy the resource services of their realized implementation types. Designers of target platforms perceive
the resource model through the QoS-constraints.
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Fig. 3.14: Resources and Resource Service Meta-Model (continues Fig. 3.13)
Implementation Types
DEFINITION 3.10: An implementation type is an abstract or concrete type that provides resource services
which are used to realize design types or other implementation types.
Examples of implementation types are primitive data types, such as C/C++ integer and VHDL std_log-
ic, and complex types, such as types that represent sensors/actors or I/O facilities. Implementation types
are either predefined in the implementation-platform model, or created during platform mapping in the
implementation model. These types can be organized in type hierarchies, whereas the hierarchy can differ
from the design type hierarchy. As formalized in Fig. 3.15, design types and implementation types are
mapped to implementation types via realization relationships.
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Fig. 3.15: Mappings of Implementation Types Meta-Model (continues Fig. 3.12)
For each supplier type there may be multiple mappings to implementation types. A supplier type may
participate in at most one realization dependency regarding a particular implementation platform. This
leads to the notions of realization paths and realization graphs.
DEFINITION 3.11: A realization path RS = 〈CL,E〉 of a supplier type cS ∈ CL, with CL being the
set of classifiers, is the directed sequence of mappings that define the realization of the type on a specific
implementation platform. The ci ∈ CL represent the types in the path. The edges ei = (ci, cj) ∈ E
represent the realization relationships, whereas ci is the client type and cj is the supplier type. The type cS
does not realize any other type with respect to path RS: ∄eS = (cS , ci) ∈ E. A sub-path of a realization
path is a realization path. There is a dedicated classifier cp that is not realized by any other classifier in the
path: ∄e ∈ E : e = (ci, cp). The path is continuous: ∀ci ∈ CL, ci 6= cp, ci 6= cj : ∃1e ∈ E : e = (cj , ci).
The services of the supplier type must be sufficient to realize the services of the client type.
In presence of implementation-platform hierarchies, a realization path may span several implementation-
platform models. Because multiple implementation-platforms can be used concurrently, each type may
have multiple realization paths.
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DEFINITION 3.12: A realization graph R = 〈CL,E〉 combines the realization paths of one or more types
ci ∈ CL. The realization graph is a directed acyclic graph (DAG).
The realization graphs of all types defined by platforms (design/implementation) must be statically known.
Automated platform mapping is not applicable on these types, because they are considered primitive.
EXAMPLE 3.10: Fig. 3.16 shows a realization graph that integrates the realization paths of the design
types boolean and byte. These types are realized by implementation types of three platforms, whereby
the VHDL XST platform is embedded in the VHDL MOCCA platform.
mBYTE
(VHDL MOCCA)
<<VHDL ImplementationType>>
byte
<<DesignType>>
std_logic_vector<8>
(VHDL MOCCA.VHDL XST)
<<VHDL ImplementationType>><<VHDL ImplementationType>>
std_logic
(VHDL MOCCA.VHDL XST)
<<Cxx ImplementationType>>
unsigned char
(C++)
<<Cxx ImplementationType>>
signed char
(C++)
<<DesignType>>
boolean
<<realize>>
<<realize>><<realize>>
<<realize>>
<<realize>>
Fig. 3.16: Realization Graph Example
If no explicit realization path exists for some type, model compilers try to infer an implementation path
from existing types. This process is called type mapping and is discussed later in this section. For each
implementation type QoS-constraints can be defined. Synthesis constraints define the link into lower level
refinements.
Implementation Components
Implementation-platform models may specify implementation components. These components can repre-
sent software or hardware building blocks that can be integrated in implementation models. The advantages
of component-based design have already been discussed earlier in this chapter. Implementation components
are not required to be based on the object-based model and UML. Fig. 3.17 shows the meta-model of im-
plementation components. In the presented approach, components are specified using the "Implementation-
Platform Profile" (→ Appendix A.6.1).
ImplementationComponent
Component
(UML2.Components)
<<artifact>>
ImplementationPlatform
Model
{subsets package}
+package
0..1
{subsets ownedClassifier}
+ownedClassifier
*
Fig. 3.17: Implementation Components Meta-Model (continues Fig. 3.12)
Depending on the implementation platform, different component types can be distinguished. For example,
in hardware implementation platforms components for memories, communication, processing, and auxiliary
components, e.g. clock- and reset-generators, can be found. Each component has an interface which is
implemented by the classifiers that realize the component. For each component multiple realizations with
different quality characteristics, interfaces, or dissimilar physical resources, can exist.
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Standardized Component Interfaces. The components and their realizing types have predefined semantics,
which is reflected in UML-models using stereotypes and interfaces. To enable the utilization of a component
only its interfaces must be defined. In order to make components applicable to automated instantiation, it is
necessary to standardize the component interfaces. Such interfaces must standardize the features that must
be visible to the users of a component. For each feature the component designer must define at least its data
type and the protocol to access the feature. Additionally, the interface may be characterized by constraints
in order to enable users to estimate the cost of the resulting implementation. The predefined component
interfaces of MOCCA are described in Sections B.3.3 in the appendix.
EXAMPLE 3.11: Fig. 3.18 shows an example for the specification of implementation components. Different
specialized implementation components are connected using provided and used interfaces. For instance,
the reconfigurable fabric (RF) provides the interface SetClock. This interface is used by the clocking
component SystemClock to clock the logic that is executed by the fabric. Similarly, the BlockRAM
component provides two interfaces MemBlockLocalAccess and MemBlockExternalAccess (→
Section B.3.2) that enable the access to the storage resources from the user logic and via the communication
component.
<<CommunicationComponent>>
PCI-to-MOB
Bridge
MemBlockExternalAccess
<<ProcessingComponent>>
RF
<<StorageComponent>>
BlockRAM
<<ClockingComponent>>
SystemClock
MemBlockLocalAccess
CommLocalAccessGetClockSetClock SetClock
+clock_generator +clock_generator
+mem_block
Fig. 3.18: Implementation Component Example
Modeling Hardware Component Interfaces. While the access mechanism to software components is mos-
tly straightforward, it is not for hardware component interfaces. The basic idea of such a mechanism is
to decompose the port signals of components according to the represented logical operation. This opera-
tion maps to an UML operation, while the port signals map to the respective parameters. The operation
defines the protocol to access the represented behavior of the component. Moreover, the interface defi-
nition is structurally separated from the respective implementation. This enables the modeling of different
implementations of the same interface. Each implementation must realize all external interfaces of the com-
ponent. In common cases the port signal set is not decomposable into completely distinct subsets because
logical operations may share physical port signals. This is handled during synthesis by mapping shared
ports to the same name (→ Section 5.4.2). The name mapping is controlled by mapping-constraints, which
will be discussed shortly.
EXAMPLE 3.12: Fig. 3.19 illustrates these concepts using a FIFO component being part of a VHDL imple-
mentation platform. The component represents a queue-storage that provides an interface FIFOAccess.
The component is realized by an interface that is implemented by a class. There may be multiple implemen-
tations, which may differ, for instance, in the capacity of the queue or the utilized physical resources. The
logical operations are modeled using UML operations and parameters. During platform mapping the most
appropriate implementation can be chosen for synthesis.
Implementation Environment
The modeled implementation components serve as proxies for actual implementations. They do not have to
fully define the functionality of the represented building block. The physical files containing the implemen-
tations, e.g. VHDL-files, C++-files, libraries, et cetera, are modeled using artifacts. Again, the modeled
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+dequeue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+first(out data :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Fig. 3.19: Implementation Platform Model Example: FIFO Component and Realizations
artifacts serve as proxies of the corresponding physical artifacts. In the implementation platform model
these artifacts are related to components using manifestation relationships. Relationships to additionally re-
quired resources are modeled using respective usage-dependencies to their proxies. This way the coupling
of all implementation components and types, and the implementation environment is captured.
Model Compiler Components
UML extensions can be interpreted by users and model compilers. In order to avoid design iterations, imple-
mentation models and implementation platform models must reflect the characteristics of the compiled/syn-
thesized hardware/software artifacts as close as possible. Thus, it is important to give the model compiler
control over the implementation process. Owing to the huge variety of implementation platforms, a model
compiler should be able to adapt to the set of platforms being used. To make this adaption convenient and
straightforward, the respective model compiler components are part of the implementation-platform model.
As a result, the implementation platform, the employed profile, and the function for its automated interpre-
tation are encapsulated. The core of the model compiler provides the central data-structures and algorithms,
all specializations are delegated to implementation platform specific compiler components.
EXAMPLE 3.13: Fig. 3.20 shows MOCCAs meta-model for the model of compiler components. MOCCA
distinguishes four principal types of components: NodeGenerator-components implement the gener-
ator back-end of the implementation platform. The generator is responsible for translating UML model
elements into descriptions that can be interpreted by lower level design flows. NodeMapper-components
implement the platform-specific part of the platform mapping algorithm. The mapper is responsible for
mapping relevant UML model elements to resources represented by the platform. NodeEstimator-
components implement the platform-specific estimation algorithm used throughout platform mapping. The
estimators responsibility is the estimation of QoS-characteristics of the mappings computed by the map-
per. NodeInterpreter-components implement the link to lower level design flows. This component
forwards the output of the NodeGenerator-component to back-end tools and triggers their execution.
EXAMPLE 3.14: The approach is exemplified for the MOCCA compiler in Fig. 3.21. In this part of the
model, the MOCCA components used for estimation, mapping, generation, and back-end tools are specified.
The components are used by MOCCA to adapt to the implementation platform. During the compilation,
these components are dynamically linked into the compiler. Users may implement new compiler components
on their own or specialize existing components to adapt the compiler to their particular requirements.
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Fig. 3.20: MOCCA Model Compiler Components Meta-Model (continues Fig. 3.12)
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Fig. 3.21: Implementation Platform Model Example: Compiler Components
As implementation components, the model compiler components must implement standardized interfaces.
Standardized interfaces enable the dynamic linking of compiler components into the model compiler.
Auxiliary Mapping and Synthesis Extensions
To support platform mapping and synthesis, all types, operations, and components of an implementation
platform may carry additional information:
Mapping-Constraints/Properties - Mapping-constraints and properties control and parameterize the plat-
form mapping. They are used to parameterize allocation, binding, scheduling, and estimation. QoS-
constraints are mapping constraints, that define the QoS-values of resource services.
EXAMPLE 3.15: Listing 3.5 shows examples for the specification of QoS-constraints as implemented
in MOCCA. As the example shows, the constraints can be scalar constants but may also be specified
as probability density functions.
Listing 3.5: MOCCA QoS-Constraint Specification Example
I m p l e m e n t a t i o n M a x I n s t a n c e s : = ( 3 , ’ Qty ’ )
2 I m p l e m e n t a t i o n A d d r e s s S p a c e : = ( 8 , ’ Byte ’ )
I m p l e m e n t a t i o n L a t e n c y : = ( ( normal 5 , 0 . 1 2 ) , ’ Cycle ’ )
4 I m p l e m e n t a t i o n A r e a : = ( ( histogram 0 , 0 . 2 , 1 0 , 0 . 3 , 2 0 , 0 . 5 , 3 0 ) , ’ Gate ’ )
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Synthesis-Constraints/Properties - Synthesis-constraints and properties are used to control synthesis. Ex-
amples include the parameterization of language mappings, e.g. for type names, syntactic rules, the
mapping of parameter names to signal names, and the endianess.
EXAMPLE 3.16: Listing 3.6 illustrates the specification of such values, as implemented in MOCCA.
The ImplementationName constraint specifies the name of a model element that is used for
its implementation. The ImplementationLanguagePattern constraint defines invocations
mappings for operations.
Listing 3.6: MOCCA Synthesis-Constraint Specification Example
Implementa t ionName := ’CLOCK’
2 I m p l e m e n t a t i o n L a n g u a g e P a t t e r n := ’ ( $ t h i s − $ o t h e r ) ’
The particular type and format of the mapping and synthesis extensions depends on the specific implemen-
tation platform. The examples 3.15 and 3.16 illustrated the format used by the current implementation of
MOCCA.
3.3.5 Implementation Model
DEFINITION 3.13: An implementation model defines an implementation-specific realization of a design
model.
The implementation model is a sub-model of the platform-specific model of a system. The model defines
the implementation of a design model without considering the system deployment. The implementation
model defines the mapping of model elements to resource services. The creation of an implementation
model generally involves four tasks: type mapping, resource mapping, component mapping, and artifact
mapping. These tasks are integral to platform mapping, which is discussed in the next chapter.
Type Mapping
Type mapping defines the realization paths of all design types. Design types are mapped to implementation
types, whereas each implementation type implements the same functionality as the represented design type.
That is, the types in the design platform model/design model and their counterparts in the implementation
platform model/implementation model must fulfill the same contract5. The contract of a design type must
be realized by the contract of each individual implementation type to which the design type is mapped. Type
mapping is the foundation of resource mapping, since all functionality is ultimately accessed through and
captured by types.
The type mapping of design platform types is given by their predefined realization paths. For user-defined
design types the realization paths are computed throughout platform mapping. All features of user-defined
types are eventually constructed from design platform types. Thus, type mapping is performed on user-
defined types recursively. This process regards all typed elements (TypedElement), i.e. structural fea-
tures (attributes), parameters, and variables. The creation of the implementation type is performed bottom-
up from the design platform types. If for some design platform type no realization path exists for some
implementation platform model transformations become necessary.
EXAMPLE 3.17: Recursive type mapping is demonstrated in Fig. 3.22. The user-defined type UserType
is mapped to a respective implementation type with the same name. The realization paths of all types of
all typed elements defined by UserType are either predefined by the implementation platform or they are
inferred automatically.
In contrast to resource mapping, type mapping does not allocate any resources or resource services to
model elements. Type mapping uniquely relates types to each other and thereby ensures the uniformity
and consistency of implementations on each particular implementation platform. Further, type mapping is
responsible for the unique identification of resource services.
5 In an OO approach the contract of a data type is defined as the set of services the type provides to the environment [75].
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Fig. 3.22: VHDL Type Mapping Example
Resource Mapping
Resource mapping binds model elements to appropriate resource services. Resource services are offered by
implementation types and their operations, and implementation components. Only those model elements
have to be considered that actually define state and/or behavior of the system. The following classes of
model elements can be distinguished, according to their relevance to resource mapping. Tab. 3.1 associates
the supported model elements according to these groups. The elements in square brackets are currenly not
supported by MOCCA.
Mandatory - The elements of this group are required to be mapped to resource services. These design
model elements define the state and behavior of objects in detail.
Platform - The elements of this group might be mapped to resource services, depending on the particular
implementation platform.
Not Relevant - The elements of this group are not relevant to implementation. These elements may be
detailed by lower level refinements, which are associated recursively with one of the relevance groups.
Tab. 3.1: Model Elements Relevant to Resource Mapping
Relevance Elements
Mandatory Component, Class, Attribute, Operation, Parameter, Activity, ActivityGroup,
ActivityNode, ActivityEdge, Variable, Action, [StateMachine, Association-
Class, Enumeration]
Platform Interface, PrimitiveType, DataType, [Trigger, Artifact]
Not Relevant Others
Notice, that the relevance refers to model elements types. It does not imply, however, that each imple-
mentation platform must be capable of mapping each particular model element instance. Whether a model
element instance can be mapped, depends exclusively on the chosen implementation platform. In case no di-
rect mapping is available on a particular platform, model transformations may be necessary. The presented
approach to model implementation platforms allows for a straightforward encapsulation of transformations
by means of dedicated model compiler components. The particular approach being taken to map implemen-
tation models to resource services is the responsibility of the implementation platform itself. The platform
mapping approach, which is presented in Chapter 4, merely defines the platform-independent parts of DSE
and the respectively utilized data structures.
EXAMPLE 3.18: The concept of resource mapping is illustrated in Fig. 3.23 for a component being mapped
to hardware. The component is implemented using a VHDL implementation platform. Various predefined
3.3. Platforms and Models 51
implementation types for communication, clocking and reset generation, and storage are allocated to the
component. The operation eq is allocated to realize an address decoder. Obviously, the C++ mapping of
this component would be fairly different, i.e. it would not allocate any local resource services at all.
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Fig. 3.23: VHDL Component Resource Mapping Example
Resource Mapping of Actions and Variables
There is a fundamental approach for the mapping of actions and variables that can be used over a wide range
of platforms. Earlier in this section it was shown, how actions are mapped to operations of design types.
This mapping is exploited to map actions to operations that are provided by implementation types. For
design types, mappings to implementation types are defined by means of the realization path of the design
type (→ Definition 3.11). Given the type mapping of a design type, the identification of the mapping of the
design type features to the respective implementation type features is straightforward:
1. map the design type that defines the operation to the implementation type (denoted ct),
2. map all parameter types of the operation, including the return parameter, to their implementation
types (denoted 〈cp0, · · · , cpn〉), and
3. find the most specific operation in type ct with the mapped argument list, i.e. invoke algorithm
findMSO(ct, name, 〈cp0, · · · , cpn〉) (→ Algorithm 3.1).
For simplicity, the names of the operation in the design type and the implementation type are equal. Since
the search of the operation respects the type hierarchy, the hierarchy of design types and implementation
types can differ.
EXAMPLE 3.19: Fig. 3.24 illustrates the mapping of the MAL statement in Listing 3.7. The design type
short is mapped to an implementation type std_logic_vector<16>, which is offered by a VHDL im-
plementation platform. The sub action is mapped to an appropriate resource service offered by the sub op-
eration of this type. This operation is realized by the functional unit SUB. The instances of std_logic_-
vector<16>, i.e. diff1, csample, and psample are realized using flip-flops.
Listing 3.7: MAL Statement Mapping Example
s h o r t d i f f 1 , csample , psample ;
2 . . .
d i f f 1 = csample − psample ;
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Fig. 3.24: MAL Statement Mapping Example
Notably, the type mapping implicitly determines the realization of the variables. For instance, in software
implementations instances of the implementation type will map to memory cells, while the operation is
realized using processor instructions. In hardware implementations instances of this type will be realized
using flip-flops. The operation is implemented by a functional-unit that may be realized on a RF using the
available RFUs.
Modeling the Deployment Hierarchy
The mere mapping of the model elements to the employed resource services is not sufficient however. All
resource services must be related to the elements of the target architecture which actually provides the
resources at run-time. In order to establish this relationship the following additional properties must be
defined by the implementation model:
Component Mapping - The component mapping defines realization of components by implementation
types. For each component a set of implementation types is identified that collaboratively realize the
component. The same implementation type may participate in the realization of different components.
Artifact Mapping - Each component is manifested by at least one artifact. On the model level artifacts serve
as proxies of physical files, libraries, tables, et cetera. An artifact may manifest multiple components.
The actual relation of artifacts to the nodes of the target architecture is established in the deployment model
using manifestation relationships, which is called Node Binding. Type mappings, component bindings,
and resource allocations/bindings are captured using realization dependencies. The mappings define the
partitioning of the design among the nodes of the target platform.
3.3.6 Deployment Platform Model
DEFINITION 3.14: A deployment platform is an architecture platform comprising nodes, their relation-
ships, and constraints, that build the foundation for the deployment of designs.
DEFINITION 3.15: A deployment platform model is an UML model that represents an deployment platform.
The relationship of the deployment platform model to the implementation model and the platform-specific
model is formalized in Fig. 3.25.
As a result of Definition 3.14 and 3.15, deployment-platform models define an abstract notion of hardware
architectures by means of nodes and communication paths between them. The micro-architecture of neither
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Fig. 3.25: Deployment Models Meta-Model (continues Fig. 3.12)
the nodes nor communication paths is defined in detail. According to the UML specification, nodes may
comprise an abstract or concrete processing element (PE), dedicated memory, and peripherals. Commu-
nication paths represent associations between nodes. They can be used to represent all kind of networks.
UMLs very general notion of nodes and communication paths is insufficient for the purpose of hardware/-
software co-design. Both elements offer resources and resource services which must be defined in detail. In
the model these elements are characterized by their QoS. The set of according UML extensions is defined
by the "Deployment-Platform Profile" (→ Section A.6.4). In Section B.4 the model of the deployment
platform that is used in this thesis is given.
Each node that offers services being used by an implementation platform is related to this platform via
a specialized realization relationship. The implementation platform provides abstractions of the resource
services implemented by physical resources of the node. This notion is formalized in Fig. 3.26.
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Fig. 3.26: Relationship of Node to Implementation Platform Model Meta-Model (continues Fig. 3.25)
As the according platform models the implementation platform model and deployment platform model are
complementary. Each implementation platform defines an abstract interface of a set of nodes of a computer
system, while the deployment platform defines the actually existing nodes and their interconnection. The
nodes may be real computers or abstract machines. Abstract machines may be execution environments or
even refinements being interpreted by lower level design flows. Eventually they are build atop of some
physical computer system. At the bottom level of this hierarchy all functionality is realized by hardware.
This model resembles Gilois layered architectural model of computer systems [230].
3.3.7 Deployment Model
DEFINITION 3.16: A deployment model defines the deployment of the components of an implementation
model on the nodes of a deployment platform.
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This model defines the relationship between the nodes of a deployment platform and the artifacts in the
implementation model, which is called Node Binding6. Both models, the implementation model and the
deployment model, complement each other. The deployment model and the implementation model build
the PSM. The respective platform models comprise the target platform model.
6 The relationship of artifacts and nodes is defined in the "Deployments" section of the UML specification.
4. PLATFORM MAPPING
4.1 Platform Mapping for Object-Oriented Specifications
4.1.1 Definition of the Mapping Problem
The ultimate goal of system development is to create an implementation of the specification that executes on
a given target platform. During this process, the designer performs a number of well-defined activities that
will eventually map the functionality of the specification to the resources of the target. Platform mapping
relates design model elements to the resources that will be used for their implementation. The central
question of platform mapping is whether the target platform contains the appropriate resources, and resource
service types, and if they can be combined such that the system functionality is implemented. In contrast to
synthesis, the implementation is only simulated at an abstract level in order to compute more mappings in
reasonable time.
Depending on the particular design representation, target architecture, and optimization goal different for-
mulations of the mapping problem are possible. Definitions 2.1-2.6, 3.4-3.16 are specialized in the context
of model-driven architecture and the mapping problem is defined as follows:
DEFINITION 4.1: Given a design platform model DSn, a design model dn ∈ DSn, a set of constraints
Cs specified by a target platform model DSn+1, a set of properties Ps, a set of quality characteristics Qs,
and a cost-function cost : DSn+1 × Qs 7→ R the platform mapping problem is to find a transformation
δ : DSn 7→ DSn+1, whereas dn+1 ∈ DSn+1 is a platform-specific model of dn that fulfills all properties
Ps, satisfies all constraints Cs, and minimizes the cost-function cost.
This definition is very general indeed. The detailed definition of the target architecture, cost-function,
properties, constraints, and quality characteristics depends on the particular application domain. For in-
stance, while in safety-critical, resource constrained embedded systems the satisfaction of system safety
and resource minimization might be important characteristics, in high-performance computing the mini-
mization of the overall computation time will be important. Accordingly, different algorithms for design
space exploration are necessary. In the remainder of this chapter, an according solution that is based on the
simulated annealing heuristic is presented.
4.1.2 Challenges
In contrast to traditional approaches in system-level design, object-orientation and model-based develop-
ment impose a number of challenging characteristics, namely inclusion polymorphism, dynamic object
lifetimes and communication, dynamic object size, and different target platforms. These challenges are
common to system design and cause severe implications on platform mapping, synthesis, and run-time sup-
port. Object-oriented system-level development should address these challenges in order to exploit the full
potential of the overall approach.
Inclusion Polymorphism - Objects encapsulate state and behavior, both of which are defined by classes.
Classes may be organized in inheritance hierarchies; a class (child) can specialize at most one im-
mediate class (parent)1. Inheritance introduces the notion of inclusion polymorphism. Messages are
dynamically dispatched to message handlers according to the dynamic type of the receiver object.
1 Multiple inheritance of classes is not considered in this thesis because it has minor practical importance and can be simulated by
multiple inheritance and implementation of interfaces.
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Dynamic Object Lifetimes and Communication - The dynamic creation and destruction of objects is a
very powerful technique. Objects are created when they are actually required and disposed at the
end of their lifetime. Objects may be created and destroyed by other objects on the local node or
remote nodes. While for local objects the according mechanisms are commonly realized by lower
level design flows and run-time support, transformations of the design model may be necessary for
objects being deployed on remote nodes.
Dynamic Object Size - While dynamic object creation and destruction relates to when resources are bound
to objects, the challenge of dynamic object sizes is how many resources are bound to them. An
example are array objects whose number of elements is determined not before run-time. This will be
a challenging feature not only to platform mapping if a node of the target platform does not directly
support this dynamics. For example, the most execution environments based on microprocessors and
memories support dynamic object sizes by means of their run-time environment. Similar support is
not commonly provided by ASICs or RFs.
Different Target Platforms - Target platforms define the execution environment for design model imple-
mentations. They build the foundation for the generation of implementations for system designs. In
practice, target platforms with very different functional and non-functional capabilities can be found.
Target implementation languages, the available implementation types and components, the compo-
nents of the model compiler, tools of lower level design flows, available run-time support, and the
implementation options that are embodied into the model compiler components impact the final im-
plementation.
4.1.3 Structure of the Design Space
The quality and computation time of DSE algorithms depend strongly on the chosen granularity. The
mapped model elements (→ Tab. 3.1) have different granularity. Each mapped model element represents an
implementation parameter that determines the mapping of the design model to the target platform, whereas
the number of design model instances of an element type generally grows with finer granularity. Con-
sequently, the number of model elements determines the control, accuracy, and quality of the generated
mappings. On the other hand, the computation time for DSE also grows with the number of elements.
Coarse granularity DSE is restricted in meeting the quality requirements, because less points of the design
space can be explored. Fine-grained entities generally expose more optimization potential.
The identification of a good tradeoff between quality and computation time is an intrinsic problem of DSE
approaches using a fixed granularity. Thus, Henkel and Ernst suggested to use elements with different
granularity which is adapted dynamically to current requirements of the algorithm [101]. Up front hard-
ware/software partitioning they compute partitioning objects, which are essentially groups of the operators
of an operator network. Each partitioning object may consist of just one operator or multiple connected
operators. A hardware/software partitioner, which is based on the SA heuristic, then randomly selects parti-
tioning objects and moves them from hardware to software and vice versa. All partitioning objects have the
same probability of being selected. Their work proved that it is advantageous to use multiple granularities.
The UML meta-model semantic provides an inherent notion of granularity by means of deployment hierar-
chies. Tab. 4.1 associates the model elements supported by the platform mapping approach to granularity
levels.
Tab. 4.1: Granularity of Model Elements
Granularity Elements
G0 (coarse) Component
G1 Classifier (Class, Interface, PrimitiveType, DataType)
G2 Attribute, Operation
G3 Activity, Parameter, Variable
G4 (fine) ActivityGroup, ActivityEdge, ActivityNode, Action
The model elements at higher hierarchical levels have coarser granularity and may contain finer granular
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elements via aggregation or composition relationships, but not in reverse. Consequently, the design space
is structured by the UML semantics. Platform mapping must respect the semantics of the mapped elements
and the containment hierarchy with regard to deployment, which is called deployment hierarchy. In this
hierarchy, model elements are related to resources by means of realization- and manifestation relationships.
The function
dchildren : E 7→ P (E) E = {ek} − set of mapped model elements
returns the direct child elements of a model element in the deployment hierarchy, called deployment chil-
dren. Primitive model elements, e.g. variables, actions, et cetera, are not composed from other model
elements. Thus, they do not contain any (deployment) children. Model elements like components, artifacts,
and classes are compositions of nested model elements so their set of deployment children is non-empty.
The function
dparents : E 7→ P (E) dparents(ek) = {ep|ek ∈ dchildren(ep)}
returns the direct parent elements of a model element in the deployment hierarchy, which are called deploy-
ment parents. Notice, that the UML semantics allows a model element having multiple deployment parents.
For instance, all components that realize the same class are deployment parents of this class.
Instances possess the same containment hierarchy as model elements. Thus, similarly to model elements,
the function
dchildren : EI 7→ P (EI) EI = {ek} − set of mapped model element instances
returns the set of model element instances from which an instance is composed. Straightforwardly, the
function
dparent : EI 7→ EI dparent(eik) =
{
eip if eik ∈ dchildren(eip)
∅ else
returns the deployment parent element in this hierarchy. Obviously, on instance-level each instance can
have at most one deployment parent.
Allocation and Binding of Resource Services
The mapping of a model element to the set of resource services and implementation options that are used
to realize the element is called a binding. The binding corresponds to the design of the model element. If a
model element has deployment children its design is defined by the designs of all child elements. A design
allocates resource services of an appropriate number and type.
DEFINITION 4.2: An allocation A is a set of resource services and implementation options pairs rs =
〈ri, oj〉, with ri ∈ Rn+1, and oj ∈ Ori,n+1.
DEFINITION 4.3: The design dek,n+1 of a model element ek ∈ E is a binding of resource services and
implementation options that are sufficient to realize the instances of ek.
binding : E 7→ P (A)− mapping of ek ∈ E to the locally bound resource services
dek,n+1 − design of model element ek with respect to design space DSn+1
dek,n+1 = binding(ek) ∪
⋃
ej∈dchildren(ek)
dej ,n+1
Optimality of an element with respect to its local design space does not imply global optimality. The
impact of fine granular model elements on the global optimality decreases rapidly with system size. This
suggests to use different granularities concurrently. Fig. 4.1(a) illustrates the size of the neighborhood as a
function of the considered granularity. The finer the granularity the smaller the neighborhood of the current
mapping. Large neighborhoods tend to contain more local extremities, which are a subset of the candidate
mappings in the neighborhood, whereas smaller neighborhoods often better support the fast computation
of new solutions. As Fig. 4.1(b) illustrates using simulated annealing, DSE algorithms continuously select
candidate mappings from the neighborhood of the current mapping. Each selected mapping has a different
neighborhood. The selection process iteratively approaches the final mapping.
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Allocation, Binding, and Scheduling of Resource Service Instances
The design of each model element is defined by bindings of resource services while resource service in-
stances are bound to model element instances at run-time. Consequently, the definition of the design of
model elements must be reflected on the instance-level.
DEFINITION 4.4: An allocation AI is a set of resource service instances and implementation options 3-
tuples ri = 〈id, ri, oj〉, with an unique identifier id, ri ∈ Rn+1, and oj ∈ Ori,n+1.
DEFINITION 4.5: The design deik,n+1 of a model element instance eik ∈ EI is a binding of resource
service instances and implementation options that are sufficient to realize eik.
EI = {eik} − set of mapped model element instances
binding : EI 7→ P (AI)− mapping of eik ∈ EI to the locally bound resource service instances
deik,n+1 ∈ DSeik,n+1 ⊆ DSn+1 = P (AI)
deik,n+1 = binding(eik) ∪
⋃
eij∈dchildren(eik)
deij ,n+1
Scheduling determines for each model element instance the time steps ti, ti+1, · · · , ti+m ∈ N∗, also called
control steps, in which it is executed. Instances of model elements that execute in mutual exclusion may
be bound to the same resource service instances. If a resource service instance is bound by different model
element instances, a schedule must enforce the timely separation of their execution.
DEFINITION 4.6: A schedule is defined as:
schedule : EI 7→ P (N∗)
length− length of a schedule of a set of model element instances, with
∀eii ∈ EIj ⊆ EI : ∀tk ∈ schedule(eii) : length = max(tk)
width− width of a schedule of a set of model element instances, with
∀tk ∈ N
∗ : width = max |{eii|eii ∈ EI ∧ schedule(eii) = tk}|
Each resource service instance can execute at most one model element instance at any point in time. If
any two model elements eii and eij can be executed concurrently the schedules must satisfy the following
condition:
∀eii, eij ∈ EI, eii 6= eij : schedule(eii) ∩ schedule(eij) = ∅
The number of time steps to which an operation2 is scheduled depends on the latency of the resource service
instance to which the action is bound. Multi-cycle operations are scheduled to a continuous sequence of time
2 The jargon of high-level synthesis (HLS) is used here in order to make the discussion transparent. In the context of UML replace
operation by action.
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steps. Chained operations are operations with data-flow and/or control-flow dependencies between them
being scheduled to the same time step. Depending on the model element and constraints, different formula-
tions of the scheduling problem exist. In time-constrained scheduling (TCS), the condition length < tmax
must hold for an upper bound tmax. In resource-constrained scheduling (RCS) the number of instances of
the resource services is restricted such that
∀rk ∈ Rn+1 : |{ril|ril = 〈id, rk, om〉 ∈
⋃
eii∈EIj
binding(eii)}| ≤ ak
must hold for a maximum number of instances ak ∈ N∗ of each particular resource service rk. In addition,
resource constraints can be formulated indirectly by restricting the width of the schedule to an upper bound
s:
∀tk ∈ N
∗ : |{eii|eii ∈ EI ∧ tk ∈ schedule(eii)}| ≤ s
Thereby s represents the number of slots per time step, i.e. the maximum width of the schedule. This
constraint restricts the resource services independent of individual resource service types. This is useful
for technologies that allow the implementation and execution of different resource services using the same
fabric. Examples are RFs, super-scalar uPs, and VLIW-uPs. In RFs the number of concurrent instances
of a particular resource service is restricted while in uPs this constraint is determined by the number of
instruction pipelines and arithmetic-logic-shift units (ALSUs).
TCS and RCS are NP-complete [231]. The combination of both problems, i.e. time-resource constrained
scheduling (TRCS), can be solved by reformulating it either as TCS or RCS. Different approaches to
scheduling exist for instruction scheduling and HLS. While the problem of instruction scheduling is to
optimally utilize the specifics of a given architecture (e.g. pipeline, scalarity, and VLIW) [229], in HLS
an architecture is constructed that executes operations using an allocation of resource service instances that
satisfies a specific set of constraints. Recently, there is increased effort to utilize software approaches in
HLS [159].
Most scheduling approaches consider basic blocks, whereas a basic block is a (maximum) sequence of ac-
tions that is entered at the beginning and leaves at the end, without any possibility of halt or branch [232].
Basic blocks can be represented by DFGs, with DFG = 〈V,E〉, whose vertices vi ∈ V represent the
operations to execute, and the edges ej ∈ E correspond to data-flow and control-flow between the op-
erations. Thereby the DFG is directed and acyclic. Then the scheduling problem is to find an optimum
topological order of the operations. Due to the NP-hardness of scheduling, commonly approximations3,
branch-and-bound [233], or ILP-based approaches are used [234]. The most frequent approaches for basic
block scheduling are:
ASAP - In as-soon-as-possible (ASAP) scheduling each operation is assigned to the first time step at which
all its data-flow and control-flow dependencies are satisfied (→ Fig. 4.2(b)).
ALAP - In as-late-as-possible (ALAP) scheduling each operation is assigned to the latest possible time step
before its output is needed (→ Fig. 4.2(c)).
List Scheduling - List scheduling is an approach which is frequently used for instruction scheduling and
RCS [235]. A prioritized ready-list keeps all operations that are ready to schedule since their de-
pendencies are satisfied. The operations with the highest priority are scheduled to the current time
step until there are no more operations, or, in RCS, no more resource service instances. Instruc-
tion scheduling uses the execution time to prioritize operations. In HLS, the mobility4 (talap(vi) −
tasap(vi)+1), the urgency (talap(vi)− tready(vi)+1), and the number of successors of an operation,
are frequent priority measures.
Force-directed scheduling - Force-directed scheduling is an extension to list scheduling, that solves TCS,
and tries to satisfy resource constraints [236]. Each operation vi has an associated probability pvi,tk =
mobility(vi)
−1 to be scheduled to a time step tk ∈ [tasap(vi), talap(vi)], and pvi,tk = 0 for tk /∈
[tasap(vi), talap(vi)]. When an operation is scheduled to particular time step this effects the interval
3 In literature frequently the term heuristic is used, although actually approximation algorithms are meant.
4 For simplicity it is assumed that vi is no multi-cycle operation, otherwise the min/max time step of time intervals must be used
in the equations.
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to which its unscheduled predecessor and successors can be scheduled, which is modeled by a cost
function. In each iteration the operation is scheduled to a time step that causes the least cost increment.
All of these approaches are used in HLS; instruction scheduling adopts list scheduling. The optimization
potential of scheduling that operates on individual basic blocks can be rather restricted since these blocks
are frequently short and contain only few parallel operations. Optimizations, such as loop unrolling, code
motion, and speculative execution, extend the blocks and can reveal yet unused optimization potential.
Cross-block scheduling algorithms, such as trace scheduling and percolation scheduling, take multiple basic
blocks and their control-flow dependencies into account. Other approaches combine multiple basic blocks
into an equivalent flat representation before applying traditional basic block scheduling [76,237]. Recently,
research in scheduling strategies has been started in the context of HLS. Thereby the focus is on increasing
the degree of parallelism by integrating dynamic versions of well-known technology independent software
compiler optimizations (→ Tab. C.2) into cross-block scheduling [159, 237]. Since only single data-paths
are considered the scope of optimizations is local. System-level approaches, like the one presented in this
thesis, create opportunities for global optimizations.
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Fig. 4.2: Data-flow Graph and Scheduling with multi-cycle Operation Example
Notationally, UML activity diagrams are used to represent schedules. The association of a scheduled action
to the time steps to which it has been assigned is denoted graphically by overlapping the respective time
steps with the shape of the action. This notation is custom in the logic design and hardware synthesis.
Notice, that conceptually an action takes zero time to execute, the latency is introduced by the functional
unit that implements the action.
4.2 Target Platform Architecture
4.2.1 Architectural Illusions
The target platform model provides an abstract view on the architecture of the computer system. To deal
with the actual complexity and diversity of the possible physical realizations, the described abstract com-
puter system must support a number of views, which are also called illusions [238]. The computer architec-
ture is required to support the following illusions:
Object Type Illusion - Each node of the computer architecture is capable of processing the type instances
defined by its associated implementation platform. The processed types can be either native or com-
posed from native types.
Simple Memory Illusion - All objects being stored and executed by the computer system are stored once
at a variable but unique address. Each object is accessible by read and write operations through an
interface which is uniquely defined per object type.
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Control Point Illusion - The computer architecture must define a single node from which the execution of
the control flow starts. During execution concurrent control flows may exist. The node which evokes
the initial control flow is called the master node.
Simple Communication Illusion - Objects communicate by exchanging structured messages. All message
exchange is unicast. Broadcast messages must be handled at higher levels. A message is passed to
the receiver through an unique object interface.
Operator Illusion - Each action executed by the computer architecture corresponds to an operator whose
inputs, outputs, and effects are unambiguously specified by the target platform, and whose execution
is atomic.
Existing physical computer architectures may or may not support these illusions directly. The support de-
pends on the considered set of types, operations, control flow, and communication mechanisms. If other
types, operations, or mechanisms are required, they can be realized logically atop of existing architec-
tures. This logical layer may be implemented by design flows and tools, or by abstract execution environ-
ments [230, 238].
4.2.2 Implementation Options
Implementation options define how the described architectural illusions can be realized using a given im-
plementation platform. Naturally, a huge number of options exist for the implementation of objects and
their interconnect. Each commitment to a set of implementation options must enable the realization of the
system functionality and should provide freedom to optimize the quality characteristics. In this thesis, the
implementation of objects is based on the models of uP and finite state machine with data-path (FSMD).
FSMD - Implementations based on the FSMD-model [159, 175], support the implementation of mixed
control- and dataflow behavior. A FSMD couples a FSM with a data-path. The FSM realizes the
control-flow of the represented behavior. The FSM sequences through a number of states. In each
state the data-path executes a number of computations. The result of some computations is used by
the FSM to decide between alternative execution sequences. This model will be formalized in Section
5.4.4.
uP - The uP-based implementation is being used for those parts of the design which are uncritical to overall
performance. A central processing unit (CPU) sequentially executes the behavior of objects. Sequen-
tial execution exposes relatively large execution latencies. The implementation effort of the CPU is
amortized over the executed objects. Generally, a uP is a FSMD whose function is the processing of
instructions.
EXAMPLE 4.1: Fig. 4.3(a) shows an example of objects being executed by a single node of the target
architecture. The uP-based implementation of objects is illustrated in Fig. 4.3(b). An universal automaton
(CPU) sequentially executes instructions that define the behavior of objects. Object state is stored using a
dedicated memory. One CPU executes the instructions of multiple objects using a program counter (PC).
The uP defines the communication interface. The FSMD implementation (Fig. 4.3(c)) is defined by a
behavior-specific FSM that controls the activation and switching of data-path components. Object state is
stored using a register file, which is shared among different FSMDs, and local latches. An object comprises
one FSMD per behavior. FSMD implementations are not shared among different objects. The list of symbols
gives the name of the functional units used in this thesis and their associated semantics.
This combination of complementary models suits a wide range of requirements. The implementation of
both models is not constrained. For instance, the uP perceived at system-level may be an abstract machine,
such as a C/C++-compiler. Physical FSMD implementations may be covered by a VHDL machine. In
order to avoid design iterations, details of lower level refinements are back-annotated in the implementation
platform model by means of QoS-constraints.
62 4. Platform Mapping
Co
m
m
un
ica
tio
n 
In
te
rfa
ce

behavior
0
behavior
0d
isp
at
ch

st
at
e
behavior
1
object
0
object
1
object
2
object
1/1
object
1/0
(a) Objects executed by a Node
PC
Instruction
Decoder
Instruction
Sequencer
In
str
uc
tio
ns

ALSU
Register
File
Ad
dr
es
se
s
Da
ta

M
em
or
y
St
at
us
/
Co
nt
ro
l
(b) uP-based Implementation
Register File
MUL MUL
Latches
ADD
Latches
EQ
Co
nt
ro
lle
r
SUB
(c) FSMD-based Implementation
Fig. 4.3: Object Implementation Options
Realization
uP-based implementations will typically use existing processors. FSMDs will commonly be implemented
using network-coupled RFs at the full range of granularity. For the purpose of this thesis, a fine-grained,
run-time reconfigurable RF is used, which is implemented physically by a FPGA. The clocking of the
synthesized data-paths is single-edged and synchronous. The communication among the data-path units
uses a multiplexer architecture.
The objects being executed by RFs must be accessible by the objects running on the master node (Simple
Memory Illusion), whereas all objects may execute in parallel. The message exchange between objects
executed by the same node is delegated to the node itself. For instance message exchange on a uP may
be realized using a stack and the control-flow instructions of the processor. The communication between
objects running on different nodes is either supported by the node and its lower level refinements, or the
communication must be delegated to a run-time environment. For example, if all nodes can become masters
of a common bus, they might access their objects rather directly. If, in contrast, some nodes are coupled
through some internetwork additional run-time support for routing, (un)marshalling, etc. will be necessary.
To simplify implementation, a single data representation, i.e. endianess, data encoding, et cetera, is used.
This must be accomplished by the resource services modeled in the implementation platform.
4.2.3 Architectural Constraints
The implementation of the architectural illusions is constrained. QoS-constraints are the major quantita-
tive restriction (→ Section 3.3.4). These QoS-constraints are determined by a specific binding of resource
service instances and the respective implementation options. A related problem occurs, if the QoS for the
implementation of a design model is not statically known. For example, if the number and type of objects
being created depends on input data. This kind of constraint can often be handled by resource extensions. If
no direct extension exists, architectural changes or design iterations may become necessary. The employed
implementation platforms do impose additional architectural constraints. In layered computer architectures
often some lower level functionality can not be exploited on higher levels because it is not supported by
the according implementation platforms. For example, the abstract machine model provided by the C/C++
language does not support direct bit manipulation operators although they might be available at the tar-
get processor. Implementation options typically impose additional constraints which directly relate to the
challenges of object-orientation:
Inclusion Polymorphism - Inclusion polymorphism and the implementation of objects at all may become a
problem for both uP-based and FSMD-based implementations. For instance, while the C++ program-
ming language directly supports this type of polymorphism, in C it must be implemented explicitly
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using function pointers. FPGA based implementations will have to use appropriate multiplexer struc-
tures for the dynamic message dispatch.
Dynamic Object Lifetimes and Communication - Dynamic object lifetimes and inter-object communica-
tion can be implemented straightforwardly using uP-based platforms. If limited resources are bound
(semi-) statically to functionality (e.g. FPGAs with run-time reconfiguration (RTR) support) this is
problematic however. FPGA-based implementations of the FSMD-model have no direct notion of
reentrance. The local state of a behavior is stored in the register file and the local latches. The cre-
ation of a new state would require altering the state of the entire FPGA, which is rather expensive
due to the large reconfiguration times and the synchronization of concurrently executing behaviors.
The missing notion of reentrance impacts the communication of FSMDs in general! Presently, only
those operations can be implemented as FSMD that are either leaf-nodes in the call-graph or that can
be transformed into a leaf-node. Inter-FSMD communication is conceivable, yet it requires a fair
amount of effort to enforce mutual exclusion of different callers. The same applies for FSMDs send-
ing messages to behaviors executed by other devices. It is still to be shown that such communication
offers a real advantage that justifies the effort. The restriction to leaf-nodes also eliminates the need
for dynamic object creation/destruction being triggered by FSMDs5.
Dynamic Object Size - Dynamic object size is typically straightforward in uP-based implementations, due
to the underlying model of computation - an instruction stream running over data. Objects are stored
using virtually unlimited memory resources. In the FSMD model data is flowing through processing
components. The dataflow is controlled by a data-path-specific unit. Both, the data-path and the
controller, perform a fixed function over a restricted set of inputs. Any sequencing over arbitrary
amounts of data must be defined explicitly by the FSMD. Upper bounds for the amount of memory
resources that are required to store the object state must be statically known.
Object Integrity - The structure and behavior of an object is often defined by multiple classes of an in-
heritance hierarchy. Each class can be implemented independently of the other classes in the same
hierarchy. In such implementations, the state and behavior of the according objects may be dis-
tributed over the nodes of the target platform, but this would require complex object interfaces and
run-time support. Thus, class hierarchies are constrained to be implemented consistently, using the
same implementation platform and implementation option. The implementation of a class on some
implementation platform constrains all its super-classes to be implemented on the same platform.
Because design models may not be freely mappable to the target platform, platform mapping, and synthesis
must handle architectural constraints. QoS-constraints are introduced into the design flow by the QoS-
characteristics defined in the implementation platform model. The handling of principal constraints of the
implementation options must be delegated to the particular implementation platforms. Model compilers
must adapt to such platforms. In the presented approach this is accomplished by integrating model compiler
components into the TPM.
4.3 Platform Mapping Algorithms
4.3.1 A Platform-Based Distributed Mapping Approach
The platform mapping problem is NP-hard. If at some granularity the number of elements is n and there
are k implementation options for each element, the overall number of possible implementations is kn. If
the platform mapping problem is restricted to a partitioning problem k corresponds to the number of nodes
among which functionality is divided. This number increases dramatically if also resource mapping is
performed. To make the problem tractable at all the design space is structured and restricted before DSE.
For this, designers create mappings of subsets of the considered model elements manually. This approach
is applicable to all model elements regardless of their specific level of granularity. The TPM specifies
manually created mappings by means of realization paths for the DPM types (→ Section 3.3.4).
5 Proposals to overcome this restriction have been made on the MOCCA co-development platform [216].
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In upper hierarchical levels designers may want to define mappings as well. At these levels the partitioning
of objects among the nodes of the target platform is of most interest. Due to the large amount of effected
elements the partitioning at these levels has particular impact on the quality of the global solution. Parti-
tions can be defined manually or automatically. The manual definition of resource mappings is possible in
principle but it will fail for real world designs, due to the huge amount of model elements to be considered.
Even if designers focus on those parts of the design that are most important the number of elements is still
far beyond what is practicable. Partitions are defined transitively, using the appropriate UML relationships
(type → component → artifact → node).
DSE algorithms complete partial PSMs by respective resource mappings. Design space restrictions may
cause DSE missing the optimum solution or even worse to be not able to find a valid solution at all. Model
transformations may be necessary to enable the mapping of design models. The advantage of transforma-
tions to design optimality has been demonstrated in the context of HLS, e.g. [76, 237, 239]. The approach
presented in this thesis integrates transformations into platform mapping.
In the remainder of this chapter, an approach to the platform mapping problem of Definition 4.1 is presented.
The proposed approach addresses the fundamental challenges of object-oriented specifications, is based on
the platform concept, and imposes only minimum architectural constraints. Platform mapping is based on
the principles of separation and delegation. All platform-independent portions of platform mapping algo-
rithms are separated from the platform-specific parts. The platform-independent and the specific parts are
delegated to distinguished components, which communicate through well-defined interfaces. Thereby the
handling of different target platforms and the implementation of variable platform mapping algorithms is
supported. As the research on design space exploration indicates, there is no single best approach. The suit-
ability of a particular approach depends on the granularity, the number of the partitioned entities, the design
representation, and the model of computation. Using the proposed approach, platform-independent parts
are reusable by various target platforms. The platform-specifics are introduced by means of the implemen-
tation platform model. Fig. 4.4 clarifies the manifestation of these principles as overall design of platform
mapping algorithms. This definition represent an extension of the advancing meta-model for model-driven
architecture that has been presented in the course of this thesis.
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Fig. 4.4: Platform Mapping Algorithm Design (continues Fig. 3.20)
The platform-independent portion of the algorithms is decomposed into three components:
Controller - The controller triggers the breeding and evaluation of mappings. This component steers
the online selection of mappings and termination of the mapping process. A controller may use
different breeders and evaluators throughout its execution, e.g. a breeder to compute some initial
solution which is then optimized by another breeder. The evaluation of the computed mappings may
change throughout platform mapping.
Breeder - The breeder coordinates the computation of platform-specific mappings for parts of the de-
sign model and combines them into a single mapping of the design model. All platform-specific
mapping is delegated to respective mapper components. Breeders and mappers search feasible map-
pings in the overall design space. Input to the breeding algorithm is a TPM and a complete or partial
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PSM. Thereby a design model is considered as a partial PSM, because it has no implementation or
deployment parameters fixed. In case of successful execution the output of the breeder is a complete
PSM.
Evaluator - The mappings, generated by breeders, may violate architectural constraints. Evaluators
check if mappings satisfy all constraints while all platform-specific checks are delegated to the re-
spective estimator component. These estimators are also responsible for the assessment of the metrics
considered by the evaluated cost function. Moreover, evaluators compute the value of the cost func-
tion for each mapping.
Descriptions of the platform-specific components have already been given in Section 3.3.4. There will be
different algorithms and implementations of each of these components. Notably, the definition in Fig. 4.4
shows the principal functionality that must be implemented. It does not prescribe a particular algorithm
design however. For instance, a number of optimization algorithms, such as greedy search and dynamic
programming, require a tight integration of the controller and breeder components.
4.3.2 Mapping Control
As has been shown in Section 2.1.2, a multitude of DSE algorithms has been developed. These algorithms
can be transformed such that they fit into the presented algorithmic framework. The modeling of DSE
problems for deterministic approaches is typically quite complex and the search of optimum solutions is
often computationally intractable. Thus, virtually all practical approaches focus on heuristics. In this section
a DSE algorithm is presented, which is based on simulated annealing [134].
Controller Algorithm
Algorithm 4.1 shows the SA-based controller algorithm being used in MOCCA. Input of the algorithm
is an initial mapping, which comprises the starting point of optimization, a starting temperature, and the
final temperature that must be reached to stop the search. The breeder selects candidate mappings from the
neighborhood of the current mapping. With a small probability, or if the cost of the candidate mapping is
less than the cost of the current mapping, valid candidate mappings become the current mapping.
Algorithm 4.1: SA controller - control(d0n+1, temp0, tempmin)
Input : Initial valid design: d0n+1 ∈ DSn+1. Initial temperature: temp0. Minimum end temperature:
tempmin.
Output: Mapping din+1 ∈ DSn+1, a platform-specific model of dn to DSn+1
step← 0, d0n+1 ← initialize(d
0
n+1);
if d0n+1 = ∅ then Mapping failed;
cost0n+1 ← computeCost(d
0
n+1);
while tempstep > tempmin do
step← step+ 1, tempstep ← nextTemperature(temp0, step);
candstepn+1 ← breed(d
step−1
n+1 );
coststepn+1 ← computeCost(cand
step
n+1);
if coststepn+1 < cost
step−1
n+1 then d
step
n+1 ← cand
step
n+1 else
rand← random() with random : [0, 1];
if rand < e−
cost
step
n+1
−cost
step−1
n+1
tempstep then dstepn+1 ← cand
step
n+1
return dstepn+1;
Initial Solution
The initial solution may be a partial or complete PSM. This mapping is then completed and improved. If
the output of the previous DSE step is a set of PSMs, such as in genetic algorithm (GA), an intermediate
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selection step must be performed or multi-start SA is used. In the presented approach, designers may
provide partial solutions to the system, which are then automatically refined by different adjustable DSE
algorithms. This enables the integration of designer experience.
Cooling Schedule
Experience shows, that the cooling schedule and the random selection of solutions from the neighborhood
of the current feasible solution are more critical to solution quality than the initial solution [134]. Equation
4.1 present two very simple yet frequent static cooling schedules (CSs). A frequent choice of parameter n
in cooling schedule 2 is two, higher (lower) values of n cause lower (higher) reduction rates. The cooling
schedule 2 has less probability of accepting mappings with worse cost in the first iterations; this probability
reduces slowly in later iterations.
nextTemperatureCSx : R× N 7→ R
nextTemperatureCS1(temp
0, step) = nstep · temp0 with typ. n ∈ [0.8, 1)
nextTemperatureCS2(temp
0, step) =
temp0
logn(step+ n)
with n > 1
(4.1)
Which cooling schedule is appropriate depends on the nature of design space and the local search function.
If local extremities are likely even in later iterations, higher values of n perform better. For smoother design
spaces smaller values of n should be chosen, because thereby the overall computation time is reduced. To
determine the most appropriate cooling schedule theoretical or experimental analysis of the design space
and the used search function is required.
4.3.3 Breeding of Mappings
Representation of Mappings
For each model element e a possibly empty set of mappings exists for each node, i.e. deployment location,
dl with respect to a target design space DSn+1.
e ∈ E −mapped model element
DL = {dli} − set of deployment locations of the target platform
dl ∈ DL− deployment location of the mapped element
Me,dl = {me,dl} − set of mappings of element e to node dl
M =
⋃
e∈E
⋃
dl∈DL
Me,dl − set of all mappings
A mapping me,dl is represented as 6-tuple:
me,dl = 〈subst, bind, sched, qos, smappings, act〉
subst−model element that substitutes e in the implementation
bind = {rii} ⊆ AI − resource service instances bound by one model element instance
sched− schedule for all instances of the model element/substitution
qos− the QoS-characteristic of the mapping
smappings = {mek,dl} ⊆Mek,dl − set of mappings of all ek ∈ dchildren(e)
act−marks the mapping active/inactive (act ∈ {true, false}, default: false)
The subst field is used to integrate transformations into the mapping. If the subst field is not empty,
the other fields are interpreted with respect to the substituting element. The substituting element and the
substituted element must be functionally equivalent and preserve the model integrity. The binding (bind) and
the eventual schedule (schedule) represent a local candidate design of the particular model element. Since
4.3. Platform Mapping Algorithms 67
the TPM defines resource services rather than their instances, simulated instances are used to represent the
binding of a model element instance. The reason to use instances instead of types is to reflect the actual
resource service consumption of one model element instance directly. On the other hand, this approach
requires all instances of a particular model element having the same implementation option. This is a
drawback for targets with scarce resources. A QoS is associated with each mapping. The act field is used
to activate a mapping. To enable the fast computation of new mappings it is advantageous to reflect the
structure of the design space, which is mostly determined by the deployment hierarchy, in the hierarchy of
mappings. The mapping hierarchy is organized through the smappings field. The field contains at least
one mapping for each deployment child of the element:
∀e ∈ E : ∀ei ∈ dchildren(e) : ∃
≥1mei,dl : ({mei,dl} ∩me,dl.smappings) 6= ∅
All mappings define a set of DAGs. To simplify the algorithms, a single root mapping mmo is introduced
that serves as parent of all root mappings of the DAGs. The root mapping mmo conceptually represents
the mapping of the design model. This graph is called the mapping graph. In the following the important
properties of mapping graphs are investigated.
The function mparents returns the set of parent mappings of a mapping in a mapping graph:
mparents : M 7→ P (M) mparents(me,dl) = {mei,dl|me,dl ∈ mei,dl.smappings}
An implementation platform may not be sufficient to realize a particular model element, e.g. because it
does not offer sufficient resource services. If a model element is not implementable, its deployment parent
is also not implementable on that implementation platform. Each model element must be implementable
with at least one platform:
∄me,dl ∈M : e ∈ E ∧ dl ∈ DL→ e is not implementable on the target platform
If a design contains at least one model element which is not implementable, this design is not implementable
on the target platform. The implementability of a classifier additionally depends on the implementability of
its generalizations. To capture inheritance relationships of classifiers two helper functions are defined:
CL = {cli} ⊆ E − set of classifiers
generalizations : CL 7→ P (CL)
generalizations(cl) = {cli|cli ∈ CL ∧ cli 6= cl ∧ cli is a direct generalization of c}
specializations : CL 7→ P (CL)
specializations(cl) = {cli|cli ∈ CL ∧ cli 6= cl ∧ cl ∈ generalizations(cli)}
Then, in order to satisfy the object integrity constraint, a classifier cl is implementable on a node dl only if
the following condition holds:
Mcl,dl 6= ∅ ∧ ∀cli ∈ generalizations(cl) : Mcli,dl 6= ∅
The activation of a mapping depends on the activation of its parent mappings. A mapping can be active only
if itself is activated and at least one of its parent mappings is active:
isActive : M 7→ {true, false}
isActive(me,dl) =


true if me,dl.act = true ∧ (mparents(me,dl) = ∅ ∨
∃mep,dl ∈ mparents(e) : isActive(mep,dl)) ∨
me,dl = mmo
false else
In a mapping hierarchy with the root mapping me,dl, at most one mapping can be active for a model element
on a given node
∀me,dl ∈Me,dl : ∀ei ∈ dchildren(e) : ∃
≤1mei,dl ∈ me,dl.smappings : isActive(mei,dl)
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while a mapping is only valid if
∀me,dl ∈M : ∀ei ∈ dchildren(e) : ∃
1mei,dl ∈ me,dl.smappings : isActive(mei,dl)
All active mappings in a mapping hierarchy comprise an activation graph, which, by definition, contains at
most one active mapping for each element in a deployment hierarchy with respect to a particular node. This
property is important because it enforces an unique implementation of each model element on a node.
Breeding Algorithm
The search of new mappings is the responsibility of the breeder component and must support the strat-
egy employed by the controller. The DSE is modeled as constrained selection problem. Initially, for each
mapped model element a set of candidate mappings is computed for each feasible node of the target plat-
form. The mapping algorithm searches a selection of mappings that satisfies all constraints, i.e. both system
constraints and architectural constraints, and minimizes the cost function.
Initialization. Algorithm 4.2 presents the initialization of the breeder component. The algorithm checks
the implementability of the given design and computes an initial partition and candidate resource mappings
for each model element. Components and classes are bound transitively to those deployment locations for
which candidate resource mappings exist. In contrast to classes, the candidate mappings of components are
computed without regarding their deployment children, which is controlled by the boolean parameter in the
invocation. If the design does not define any component a default component is created and deployed on
all nodes. Classes that are not realized by any component in the original design, are realized by all feasible
components in the output. A mapping hierarchy is constructed whose roots are the candidate component
mappings. To allow for a fast online estimation, all candidate mappings are pre-estimated. A consistent
set of randomly activated mappings comprises the initial mapping of the design (→ Algorithm 4.3). The
space and time complexity of the algorithm is O(|E||DL|), because at most one set of candidate mappings
is computed for each model element on each node.
Activation of Mappings. Algorithm 4.3 presents a recursive algorithm for the activation of mappings in
the mapping graph. Due to the definition of the function isActive, the algorithm works lazily in that
it performs (de-)activation mostly locally to a mapping with two exceptions. First, when a mapping is
activated, then for each of its sub-mappings it is checked if there is an activated mapping. If not, a random
mapping is activated. The second exception are classifiers. In order to enforce the object integrity constraint,
the activation of classifier-mappings propagates upwards in the inheritance hierarchy, while deactivation
propagates downwards.
EXAMPLE 4.2: Fig. 4.5 exemplifies the propagation of mapping activity in classifier hierarchies. The
upwards propagation of mapping activation is shown in Fig. 4.5(a). In response to activating mapping
mC2,dl, also the mappings mC1,dl and mC0,dl are activated. The deactivation of mC0,dl, as shown in Fig.
4.5(b), triggers the deactivation of all mappings in this hierarchy on the particular deployment location dl.
Re-mapping of Model Elements. Given the implementability of a design on a target platform, Algorithms
4.4 and 4.5 perform the local search. First, a mapping goal for the next search step is derived from the current
mapping. The minimization of latency and area will be common goals. Then, in order to accomplish the
goal, the current mapping is tried to re-map top-down. After each re-mapping step it is checked whether
the mapping violates architectural constraints imposed by the chosen implementation options. If not so,
all active mappings are applied to the current design and so a new design is computed. Otherwise, the
resolution of the constraint violation is delegated to the respective node mapper component.
Re-mapping always starts at granularity G0 and passes on to G4, with some constant probability lthres,
with typically lthres ∈ [0.2, 0.6]. Larger values of lthres cause re-mapping to branch between relatively
distant parts of the design space, but, in contrast to smaller values, the fine-adjustment capabilities of the
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Algorithm 4.2: Breeder initialization - initialize(d0n+1)
Input : Initial valid design: d0n+1 ∈ DSn+1.
Output: If the initialization is successful an initial yet complete PSM is returned, otherwise the algorithm
returns ∅.
Data : Computes candidate mappings for all mapped model elements on all feasible nodes of the target
platform.
CO ← set of mapped components of d0n+1;
if CO = ∅ then CO ← {new component};
foreach co ∈ CO do
DL← set of deployment locations of co;
if DL = ∅ then DL← set of all nodes;
foreach dl ∈ DL do
if Mco,dl = ∅ then Mco,dl ← dl.NodeMapper.computeCandidateMappings(co, false);
if Mco,dl 6= ∅ then
deploy co on dl;
mmo.smappings← mmo.smappings ∪Mco,dl;
CL← set of mapped classes of d0n+1;
foreach cl ∈ CL do
CO ← set of components realizing cl;
if CO = ∅ then CO ← set of all components;
foreach co ∈ CO do
DL← set of deployment locations of co;
foreach dl ∈ DL do
if Mcl,dl = ∅ then Mcl,dl ← dl.NodeMapper.computeCandidateMappings(cl, true);
if Mcl,dl 6= ∅ then
foreach mco,dl ∈Mco,dl do
realize cl by co;
mco,dl.smappings← mco,dl.smappings ∪Mcl,dl;
if ∃e ∈ E : e is not implementable then return ∅;
foreach me,dl ∈M do
me,dl.qos← dl.NodeEstimator.estimateQoS(me,dl);
CO ← set of mapped components of d0n+1;
foreach co ∈ CO do
DL← set of deployment locations of co;
foreach dl ∈ DL do
mco,dl ← random selection from Mco,dl;
setActivity(mco,dl, true);
d0n+1 ← applyMappings(d
0
n+1,
⋃
e∈E
⋃
dl∈DL me,dl : isActive(me,dl));
return d0n+1;
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Algorithm 4.3: Set the activity of mappings - setActivity(me,dl,activity)
Input : Mapping whose activity is to be set: me,dl. Activity of the mapping: activity.
Data : (De-)activates mappings in a mapping-DAG. For classifiers the satisfaction of the object integrity
constraint is enforced.
if me,dl.act 6= activity then
me,dl.act← activity;
if activity = true then
foreach ei ∈ dchildren(e) do
if ∄mei,dl ∈ me,dl.smappings : isActive(mei,dl) then
mei,dl ← select random mapping from me,dl.smappings;
setActivity(mei,dl, true);
if e is a classifier then
if activity = true then Ei ← generalizations(e) else Ei ← specializations(e);
foreach ei ∈ Ei do
mei,dl ← mei,dl ∈Mei,dl : isActive(mei,dl) = true;
if mei,dl = ∅ then mei,dl ← select random mapping from Mei,dl;
setActivity(mei,dl, activity);
Algorithm 4.4: Breeding of mappings - breed(dstep−1n+1 )
Input : Current design: dstep−1n+1 .
Output: Returns candidate design.
qos← estimateQoS(dstep−1n+1 ), goal← deriveGoal(qos);
remap(mmo, goal);
if violatesConstraint(mmo) = false then
me,dl ← get mapping that causes the constraint violation;
dl.NodeMapper.resolveConstraintV iolation(me,dl);
return applyMappings(dstep−1n+1 ,
⋃
e∈E
⋃
dli∈DL
me,dli : isActive(me,dli));
Algorithm 4.5: Re-mapping of an element - remap(me,dl,goal,lthres,rthres)
Input : Current mapping of an element e on node dl: me,dl. The optimization goal: goal. Probability of
re-mapping child elements lthres. Re-activation probability rthres.
Output: Returns true if re-mapping was successful, false is returned otherwise.
if me,dl.smappings = ∅ then return false;
done← false;
while done = false do
mei,dl ← selectMapping(me,dl.smappings, goal);
reactivate← true;
if isActive(mei,dl) ∧ ei is a classifier then
reactivate← ∄mej ,dlj , dlj 6= dl : isActive(mej ,dlj ) ∨ random() < rthres;
mei,dl ← selectMapping({mej ,dl|mej ,dl ∈ me,dl.smappings}, goal);
setActivity(mei,dl, false), done← true;
if reactivate = true then
mej ,dl ← select active mapping of ei from me,dl.smappings;
if mej ,dl 6= ∅ then setActivity(mej ,dl, false);
setActivity(mei,dl, true), done← mei,dl 6= mej ,dl;
if done = false ∨ random() < lthres then done← done ∨ remap(mei,dl, goal);
return done;
4.3. Platform Mapping Algorithms 71
C0
C1
C2 C3
(a) setActivity(mC2,dl, true)
C0
C1
C2 C3
(b) setActivity(mC0,dl, false)
Fig. 4.5: Propagation of Mapping Activity in Classifier Hierarchies
mapping quality are inferior. Smaller values require a larger number of steps to traverse reasonable parts of
the design space. Future extensions of this approach should examine if a dynamically determined probabil-
ity gains further improvements.
For each model element one mapping can be active at each node. This is an important extension to former
approaches that allow for at most one active mapping of an element altogether. It is based on the observation
that communication latency often dominates computation latency. If a model element performing some
computation is accessed by various model elements that are not executed on the same node communication
latency is inevitable. The execution of the critical element on all feasible nodes, whereby each accessor uses
only the local implementation, reduces the overall latency at higher area cost.
The presented approach integrates the partitioning of objects. Partitioning is based on objects mainly for two
reasons. First, objects are a fundamental source of concurrency. The object-based model of computation
maps well to RTR-architectures. Second, objects encapsulate data and behavior to process the data. During
partitioning of objects, both function and data are partitioned, which can reduce communication effort.
Objects migrate between nodes by means of their classifiers. If an active classifier mapping is encountered
and chosen to re-map directly, the active mapping is deactivated and only re-activated if there is no other
active mapping of the classifier, or with some constant probability rthres ∈ [0.2, 0.7]. Smaller values of
rthres steer mappings toward lower area consumption, while higher values tend to reduce latency. This
approach integrates group migration into a resource-based mapping framework.
EXAMPLE 4.3: The re-mapping of classifiers is demonstrated in Fig. 4.6 for the classifiers in the hierarchy
shown in the previous example 4.2. Apart from classifier C3, for all classifiers candidate mappings exist on
the two deployment locations h0 and h1. The boxes represent the mappings, whereas for simplicity there
is just one mapping on each location. In Fig. 4.6(b) the classifier C2 is re-mapped from h0 to h1 since
random() > rthres. This can be seen as moving C2 from h0 to h1. If random() ≥ rthres the classifier
is re-mapped to both locations, i.e. it is copied to h1.
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 h1
C2C1
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C2C1
C0
Active Mapping Inactive Mapping
(a) Initial Mapping
h0 h1
C2C1
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(b) Moving C2 from dl0 to dl1
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C2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random() < rthres
(c) Copying C2 to dl1
Fig. 4.6: Re-Mapping of Classifiers
Selection of Mappings. Mappings can be chosen from the neighborhood of a mapping completely at ran-
dom, cherishing hope that a chosen mapping helps improving the goal. On the other hand, a deterministic
selection would undermine the foundation of SA. Algorithm 4.6 presents a Monte-Carlo selection approach
that combines the advantages of both approaches. The mapping is selected from a randomly chosen subset
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of the given set of mappings Mk, that satisfies the current goal best. The subset has cardinality ⌈c|Mk|⌉,
whereas c ∈ [0.3, 0.7]. Smaller values of c mean higher randomization and less computation time, while
larger values increase the probability that the selected mapping is among the best c · 100% mappings re-
garding the goal.
Algorithm 4.6: Select a mapping - selectMapping(Mi,goal)
Input : Set of mappings: Mk ⊆M .
Output: Returns a mapping m ∈Mk.
Data : Constant value c that determines the number of selections: c
m← ∅, i← 0;
repeat
mi ← select random mapping from Mk;
if mi satisfies goal better than m or m = ∅ then m← mi;
i← i+ 1;
until i < ⌈c|Mk|⌉ ;
return m;
To rank mappings a multitude of feasible approaches exist. If mappings of a single model element are
considered, implementation characteristics, such as area, latency, or power dissipation, are used. However,
if mappings of multiple model elements are considered concurrently and not related to the actual execution
of the respective element, these characteristics can be quite meaningless. For instance, if an action will
be executed seldomly a latency of several milliseconds can be acceptable, while the same latency may be
intolerable if the action will be executed by an inner loop of a system. Thus, the effort is focused towards
the highly utilized parts of a system, as designers commonly do in manual DSE-approaches as well.
DEFINITION 4.7: The metric utilization is defined as:
utilization : E 7→ R
utilization(e) = pe · fe
pe − execution probability of element e
fe − execution frequency of element e
Both values, pe and fe, are implementation-independent characteristics of model elements. They are esti-
mated before platform mapping (→ Section 4.4). Then, if the goal is the minimization of a value vi, of any
two mappings mei,dlj ,mek,dll mapping mei,dlj satisfies the goal better than if
mei,dlj .qos.vi
utilization(ei)
<
mek,dll .qos.vi
utilization(ek)
with vi ∈ {area, latency, power}.
This condition defines a partial order me0,dl0  me1,dl1  · · ·  mem,dlm . Notice that, in absence of an
universal definition of area, this order is only applicable to areas that are comparable. If not, the order is
undefined and the algorithm selects a random mapping.
Resolution of Architectural Constraint Violations. The breeded mappings might violate architectural con-
straints. Architecture constraint violations arise mainly due to resource over-consumption (QoS-constraints)
or the breakage of constraints, which are imposed by the chosen implementation options. Mappings violat-
ing architectural constraints are invalid. The constraint violations must be resolved, whereas the following
basic strategies are feasible:
Avoid - Violation avoidance avoids to compute invalid mappings. This strategy is hard to realize due to the
locality of re-mapping. The combination of valid platform-specific mappings does not necessarily
result in valid model mappings.
Rollback - Rollback resolution restarts mapping with the last valid mapping when the current mapping is
evaluated to be invalid.
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Neglect - This head-in-the-sand strategy neglects constraint violations temporarily and keeps on re-mappi-
ng, cherishing hope that the violation will resolve in future mappings.
New - This strategy does not perform any conflict resolution. Instead, a new mapping is computed, which
itself may violate architectural constraints.
All strategies have specific advantages and drawbacks in terms of space/time complexity, the ability to over-
come design space discontinuities, and the algorithmic complexity of the resolution function. The presented
approach uses a combination of conflict avoidance and the computation of new mappings. Platform-specific
mappers try avoiding violations by computing mappings that are widely independent of other mappings. If
a constraint violation occurs in spite of that, the conflict is resolved by performing a local or global re-
mapping. On the platform-independent level constraints are enforced by the structure of the mapping graph
and the employed algorithms.
4.3.4 Computation of Candidate Mappings
As has been previously shown, mapping graphs are used to represent and organize candidate mappings.
All platform-specific details are delegated into specialized components for mapping and estimation. The
computation of candidate mappings is highly platform-specific, as one would expect.
Allocation and Binding
It is an important goal of DSE, to allocate only the minimum amount of resource service instances that is
necessary to execute a system. This is accomplished with optimized implementation options and sharing
of resource service instances. In this context, the concept of sharing is inherently instance-based. Recall,
however, that the PSM and the TPM are type-based. The binding in the mapping graph uses simulated
resource service instances. Allocation and binding of resource services are done locally using a constructive,
greedy approach. A simulated resource service instance is created, allocated, and bound whenever it is
required to realize a model element instance. Sharing is factored in during estimation. The actual amount of
required resource service instances is assessed and then reflected in the respective qos-field in the mapping
graph.
Algorithm 4.7 presents a generic approach to the computation of candidate mappings. The algorithm per-
forms allocation implicitly with binding and scheduling. It is specialized to the platform through the func-
tions bind and schedule. For each model element it is checked if an model transformation is required,
and if so, the transformation is applied to the element. In case a transformation is not applicable in the
certain context or no appropriate transformation exists the element is not implementable with the platform.
The context of the applicable transformations is local to the element. Transformations must not have side
effects that interfere with mappings of other elements. Global transformations can be applied by choosing
the appropriate level in the model hierarchy. Since a model element is only implementable if all its children
are implementable, the algorithm fails if no mappings have been computed for some child. The binding of
an element may be empty without affecting the implementability of the element. Examples are components
and classes that do not bind any local resources, if mapped to software. In this case an empty mapping is
created for the element. Binding and scheduling are closely intertwined. Although they can be performed
together it is common to handle them separately. Some bindings, e.g. of multiplexers and temporary reg-
isters in data-paths, are performed after scheduling, which is done by the function bindPostSchedule.
Scheduling
Static schedules are computable for model element instances whose behavior and/or lifetime is exactly
known at compile-time. This is the case for all model elements in the deployment hierarchy below and
including operations. Scheduling is crucial to the QoS of a system, because it determines a tradeoff between
area, power, and performance. The investigation of approaches to scheduling is far beyond the scope of this
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Algorithm 4.7: Compute candidate mappings - computeCandidateMappings(e,recurse)
Input : Model element to map: e ∈ E. Recursion flag, set true if also mappings of deployment children
are computed: recurse ∈ {true, false}.
Output: Returns candidate mappings for the element and the deployment location Me,dl.
subst← e;
if requiresTransformation(subst) = true then
subst← applyTransformation(subst);
if subst = ∅ then return ∅;
Me,dl ← bind(subst);
if Me,dl = ∅ then Me,dl ← {〈e, ∅,∅,∅, ∅, false〉};
foreach me,dl ∈Me,dl do
me,dl.subst = subst;
if recurse = true then
foreach ec ∈ dchildren(e) do
Mec,dl ← computeCandidateMappings(ec, true);
if Mec,dl = ∅ then return ∅;
me,dl.smappings← me,dl.smappings ∪Mec,dl;
me,dl.sched← schedule(me,dl);
bindPostSchedule(me,dl);
return Me,dl;
thesis. Scheduling is performed local to basic blocks using a basic scheduling strategy. The strategy can be
selected and parameterized per behavior, using mapping constraints. Multi-cycle operations and operation
chaining are supported.
In addition to static scheduling, model element instances are scheduled dynamically. This is the case for
both, uP-based implementations and FSMD-based implementations. Instructions are dynamically bound to
a CPU per cycle. Software objects are bound to memory- and communication resources. The same applies
for functionality that is executed using RFs. Here, the scheduling and dynamic binding usually happens
at much coarser time frames, in the range of milliseconds to seconds, or just once when the execution is
started. Dynamic scheduling is delegated to the execution environment (→ Chapter 6).
Resource Service Selection
For each model element a multitude of implementation options exist, whereas each implementation option is
realized with a specific binding of resource services. These resource services are selected from the available
options that have been modeled in the TPM.
Type Mapping. All model elements are realized with services offered by implementation types. Designs
are composed entirely from design-platform types. The possible implementations of each design type are
defined by its realization graph (→Definition 3.12 on page 45). The implementation platform model defines
the realization paths of design-platform types. For non-design platform types type mapping is performed
implicitly during platform mapping. Candidate mappings are computed by Algorithm 4.7, if it is invoked
with a type as input. The type mapping being used in the final implementation is selected from the candidate
mappings.
Implementation Component Selection. The predefined type mappings are the foundation of resource ser-
vice selection. Depending on the implementation option, more resource services may be required than those
which are obvious from the design. For instance, in FSMD-based implementations classes must contain a
register to store the object type, in order to realize the dynamic message dispatch. Implementation platform
models specify proxies for such building blocks by means of implementation components. The predefined
semantic of these elements is reflected in the model using stereotypes and interfaces, which are used to
search a particular implementation. Algorithm 4.8 presents the search strategy. Since an implementation
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component can be realized by multiple classifiers the algorithm chooses the realization with the least cost.
As cost metric the implementation area or the area/latency-ratio is used. The function findMSO is defined
in Algorithm 3.1 on page 40.
Algorithm 4.8: Find implementation type - findImplementationType(platform, cstereos,
rstereos, interface)
Input : Implementation platform: platform. Implementation component stereotypes: cstereos.
Implementation type stereotypes: rstereos. Implementation type interface: interface = {opi},
op = 〈name,ArgList〉.
Output: Returns the implementation type in implementation platform platform, that realizes a
component with the stereotypes cstereos, has stereotypes rstereos, implements interface, and
has least cost.
result← ∅;
CO ← getComponents(platform);
foreach co ∈ CO do
if co has all stereotypes cstereos then
CL← getRealizations(co);
foreach cl ∈ CL do
if cl has all stereotypes rstereos then
success← true;
foreach op ∈ interface do
msop← findMSO(cl, op.name, op.ArgList);
if msop = ∅ then success← false;
if success = true ∧ result = ∅ ∨ (cost(cl) < cost(result) then
result← cl;
return result;
Behavior Selection. In UML, actions are the fundamental units of behavior. As has been shown in Section
3.3.5, each action is mapped to an operation of an implementation type. The implementation type of the
model elements on which an action operates is determined by the type mapping. The respective most
specific operation is searched in this implementation type using Algorithm 3.1. The most specific operation
is used to implement the action. Hence, the mapping of actions to operations is one-to-one. This constrains
the possible mappings and thereby reduces the potential of implementation-dependent optimizations. Future
extensions should overcome this restriction by adopting techniques being employed in technology mapping
of hardware design flows and software code generation (→ Section 2.2.3) [240]. Operations merely define
the interface to the behavior that actually implements the action. An operation is implemented by at least
one behavior. Each behavior corresponds to a point in the local design space of the operation. One of
the available behaviors is selected and bound by the action, which corresponds to the module selection
problem [241]. Due to the lack of mature UML design tools, that actually allow modeling multiple behaviors
per operation, behavior selection has not been investigated in detail. One-to-one mappings of operations to
behaviors are assumed.
Model Transformations
Platform mapping is accompanied by behavior preserving model transformations. Transformations serve
different purposes, they
• increase the explored part of the design space,
• optimize designs to get better implementations,
• adapt model elements to resource services, and
• apply mappings to the design.
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To address this wide range of applications, a toolbox of transformations is defined. The transformations can
be performed automatically or manually. Due to the common representation using UML, each automatic
transformation can be applied manually as well. Thereby primitive transformations and optimizations are
distinguished. Primitive transformations are mostly used when a mapping is applied to the model. More-
over, primitive transformations comprise the infrastructure for optimization transformations. For instance,
the decomposition of a behavior into multiple behaviors, each of which is executed by an operation, requires
a sequence of primitive transformations. Tab. C.1 in Appendix C.1 shows the primitive transformations im-
plemented in MOCCA.
Optimizations are transformations that aim at improving the QoS of one or more QoS-values. Automatic
transformations execute while candidate mappings are computed. To improve the QoS of the implemen-
tation, designers can perform a number of transformations manually. The most automatic transformations
are parameterizable by means of optimization constraints. Optimizations are applied to the model until no
more improvement is gained, or a maximum number of optimization passes is reached. Technology inde-
pendent optimizations gain improvements regardless of the final implementation and are performed before
the actual platform mapping step. Technology dependent optimizations are applied during platform map-
ping individually per implementation platform. See Tab. C.2 and C.3 for a description of the optimizations
implemented in MOCCA.
4.3.5 Mapping Evaluation
Mapping evaluation is the process of quality assessment and testing if mappings satisfy the architectural
constraints. Both tasks are based on the QoS of the active mappings, which is reflected in the mapping
graph by the qos-field of each mapping. Given by the recursive definition of this graph, constraint evaluation
and cost functions can be defined locally for each model element in principle. Although this would give
designers a fine-grained control over the implementation, it required a fair amount of modeling. Also the
compile-time is likely to increase significantly. Local constraints and cost functions are likely to be required
in embedded systems and real-time systems. For the purpose of the applications envisaged by this thesis
constraints are evaluated globally per deployment location. The cost function is computed for the entire
model.
Constraint Evaluation
For each deployment location the TPM can define QoS-constraints. These constraints are compared with
the QoS computed for the components deployed on this location. If some QoS-value exceeds its constraint,
the mapping is invalid and a respective conflict resolution is started.
Cost Function
The value of the cost function is only defined if the mapping meets all mapping constraints on all deployment
locations. In continuation of Definition 2.6 in the presented approach the cost function is defined as:
cost =
∑
dl∈DL
∑
vi∈qosdl
wi · vi · unit(vi)
−1
wi ∈ R− weights for the QoS-values vi
The ATP-characteristics are used as QoS-values. Other system properties may be integrated as well. The
QoS-values are defined for each individual deployment location. This is important especially for area values,
since there is no uniform definition of this property. The weights allow designers to prioritize individual
QoS-values. The values are estimated by node specific estimator components of the model compiler. The
estimates are based on the QoS-constraints defined in the TPM for the provided resources services.
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4.4 Estimation of Model Characteristics
4.4.1 Estimation of Execution Characteristics
DEFINITION 4.8: Execution characteristics are intrinsic properties of a design and its input data, that are
invariant over all implementations of the design.
Execution characteristics are distinguished from implementation characteristics, such as the ATP-character-
istics, because the latter are likely to change when the implementation changes. Clearly, there are many
execution characteristics one can be interested in. For the purpose of this thesis, the following characteristics
are considered:
• probability and frequency of execution of activities, activity groups, and actions,
• maximum number of concurrent instances of a model element, and
• maximum size of instances of a model element.
Different execution probabilities of behavioral elements are caused by the existence of conditionally exe-
cuted behavior in a design model. Conditional behavior evokes from all activities that change control-flow,
namely branches, loops, and exceptions. Varying execution frequencies are caused by the existence of loops
and recursive messages in design models. The latter two characteristics directly refer to the challenges of
object-orientation as discussed in Section 4.1.2, particularly to dynamic object lifetime and dynamic object
size.
The probability and frequency are used to guide implementation effort, e.g. in terms of utilization (→
Definition 4.7). For these characteristics estimates are commonly acceptable as long as the estimation error
is not too high. In contrast, the number of instances and object size directly control the binding of resource
service instances, and synthesis. If any of these values is under-estimated run-time errors will occur. Over-
estimation causes resource over-consumption and may render a design unimplementable. All characteristics
depend on the input data.
For these reasons designers are allowed to define these characteristics using execution-constraints (→ Sec-
tion 3.3.3). Thereby the definition of the number of concurrent instances and the instance size of a model
element is mandatory in the sense that infinite values are assumed otherwise. Both values are considered
during the QoS estimation. Hence, if a deployment location defines an according QoS constraint, no map-
ping can meet this constraint. Consequently, the design is not implementable on this target platform. In
general, the existence of references makes lifetime analysis, and thereby the exact determination of the
maximum number of concurrent instances of some model element, intractable [153, 229]. Designers must
provide upper bounds of the number of instances.
Estimation of Execution Probabilities and Frequencies
The execution probability and frequency can be defined manually, but this obviously requires a large amount
of modeling. Thus, these values can be estimated from the model automatically by means of dynamic pro-
filing. An implementation of the design is executed several times using representative input data. For each
considered behavior the number of executions is counted. After execution these counts are automatically
back-annotated to the according model elements. For this, the execution constraints are used. From the
execution counts the frequency is directly given. The probability is derived statistically. The accuracy of
this approach depends on the chosen input data. The selection of representative input is not always straight-
forward and requires additional human effort and tool support. Since profiling typically delivers sufficient
accuracy it is currently preferred for most design flows.
The development flow with profiling is illustrated in Fig. 4.7. If profiling is used MOCCA generates an
instrumented implementation, which is for simplicity software. For each block a counter is inserted into the
code. Also the generated program contains methods to output the counters to a XML-file at the end of the
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Fig. 4.7: Profiling Methodology
execution. The profile is back-annotated to the according design model automatically and reflected using
execution constraints.
In literature also static approaches to the automatic estimation, that are based on branch prediction and
control-flow analysis, are discussed [242–247]. Due to its background in the software domain branch pre-
diction defines characteristics on instructions of ISAs. Simple patterns and predefined probabilities, that
are based on observations of a corpus of programs, are used to predict the probability that a conditional
branch is taken. It was shown by Drost that the focus on ISAs renders these patterns not appropriate to the
system-level [248]. Apart from profiling the automatic approaches to estimate the execution frequency of
behavior are very few. The analysis of loops, recursion, and dynamic function calls, such as it is caused by
inclusion polymorphism, is equivalent to the halting problem [124]. So commonly the existence of these
features is prohibited. Only the iterations of loops with statically known boundaries are estimated correctly.
For all other loops and recursions a typical number of iterations between 5 and 12 is assumed [229].
4.4.2 Estimation of Implementation Characteristics
DEFINITION 4.9: Implementation characteristics are properties of a system that vary depending on its im-
plementation. These properties are determined by the design and the target platform.
Implementation characteristics can refer directly to physical properties, such as ATP, and non-functional
properties, like reliability and robustness. The estimation presented in this thesis is different from the
present approaches in that it is performed after a mapping is computed (→ Section 2.1.2 on page 12).
This has the important consequence that the scheduling and resource consumption are known to estimation.
Also, the presented approach incorporates the estimation of multiplexers in FSMD-implementations, which
is considered important, since these elements represent a significant amount of the overall area. Another
important difference is that this approach is complete in that it supports the estimation of the entire system
rather than just behaviors.
Due to the challenges of software estimation discussed in Section 2.1.2, the estimation of software execution
characteristics is an open problem. This situation is unsatisfactory since platform mapping and particularly
automatic partitioning depend on robust and reasonably accurate information on the software timing char-
acteristics. Thus, in the following the estimation of software implementation characteristics and automatic
partitioning are not considered any further. The presented approach merely discusses the estimation of
FSMD implementations. Software estimation may be integrated by future extensions.
For unpartitioned elements the above described communication-oriented approach is used by default. That
is, each unpartitioned element is deployed on all nodes for which implementations exist. This default
partitioning can be overridden manually. Thereby system architects can integrate experience and detailed
knowledge of the hardware platform. As will be shown in experimental results, relatively fast compilation
times support the investigation of different partitions swiftly. Thereby the presented approach provides a
powerful tool for the improvement of the overall design quality.
In reconfigurable architectures in particular the timing and area characteristics of those parts of the sys-
tem are of particular interest which will be executed by the reconfigurable logic. Estimated latencies are
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frequently used because their measurement is commonly a costly task that may require manual hardware
design effort. Area estimates are used by platform mapping in order to recognize resource constraint viola-
tions. Estimates are computed by evaluating the QoS-characteristics of the mappings.
In the presented approach, the QoS-evaluation is performed bottom-up for mappings in the activation graph.
Estimation therefore reflects the deployment hierarchy of the model. To describe the estimation in a uniform
manner, merge-functions, which are denoted by φ, are used. Merge-functions combine the values of multi-
ple input QoS-characteristics. Since the values of a characteristic must be treated separately a projection is
defined that applies a merge-function to all QoS-values having some label i
φ : i× qos0 × · · · × qosn 7→ vi
whereas vi is a QoS-value. Primitive merge-functions are independent from particular model elements.
Common primitive φop, with op identifying the operator, are
φsum(i, QV ) =
∑
qosj∈QV
qosj .vi φmin(i, QV ) = min{qosj .vi|qosj ∈ QV }
φavg(i, QV ) =
1
|QV |
∑
qosj∈QV
qosj .vi φmax(i, QV ) = max{qosj .vi|qosj ∈ QV }
with QV = {qosi} representing a set of QoS-characteristics. If some characteristic does not define a value
i, the result of the function is not determined for that specific value, which is denoted by ∅. In this thesis,
the discussion is restricted to maximum area and latency, whereby these values are abbreviated amax and
tmax, i.e. maximum area and worst case execution time, respectively. Other values can be integrated into
this framework in a straightforward manner.
Tab. 4.2-4.3 present the QoS-estimation for the various model element types. The presentation regards the
inheritance of model elements in the UML meta-model. To compute the QoS of a specific model element the
estimation function for the (parent) type with the least distance is used. Due to the large number of different
model elements to be considered, φsum is used for all elements and values for which no other function is
explicitly defined. In general, the QoS of a model element depends on its locally bound resource service
instances. The QoS of a resource service instance is determined by the QoS-constraint of the respective
resource service ri ∈ Rn+1, which reflects the quality characteristics Qj of the used implementation option
oj = 〈Pj , Qj , Cj〉 ∈ On+1 (→ Definition 2.2 on page 10), that is: qos(ri) = Qj . If a binding comprises
multiple resource service instances, the overall QoS is computed for FSMD implementations as
qos({rii}) = 〈φsum(amax, {qos(rii)}), φmax(tmax, {qos(rii)})〉
In case a schedule is defined for a model element, this schedule determines the estimated latency. If the
element is no leaf in the deployment hierarchy, its QoS is also determined by the QoS of the respective
deployment children.
Tab. 4.2: QoS-Estimation of Structural Elements of FSMD-Implementations
e ∈ E is ... QoS-Estimation
Component qos(e) = 〈φsum(amax, QVf ∪me,dl.bind),∅〉
QVf =
S
cl∈classifiers(e)
S
f∈features(cl) instances(cl, e) · qos(f)
classifiers(e) = dchildren(e)− classifiers realizing e
features(cl) = dchildren(cl)− local and inherited features of cl
instances(cl, e)− instances of cl in e
Classifier qos(e) = 〈φsum(amax, QV ),∅〉
QV = qos(me,dl.bind) ∪
S
f∈features(e) qos(f)
features(e) = dchildren(e)− local and inherited features of e
Attribute, Variable,
Parameter
me,dl.qos = 〈φsum(amax, qos(me,dl.bind)),∅〉
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Tab. 4.3: QoS-Estimation of Behavioral Elements of FSMD-Implementations
e ∈ E is ... QoS-Estimation
Operation qos(e) = 〈φsum(amax, QV ), φsum(tmax, QV )〉
QV = qos(me,dl.bind) ∪ qos(method(e)) ∪
S
p∈parameters(e) qos(p)
method(e)− method of e, must be an activity
parameters(e)− parameters of e
method(e) ∪ parameters(e) = dchildren(e)
Activity qos(e) = 〈φshare(amax, QV ), φsum(tmax, QV )〉
QV = qos(me,dl.bind) ∪
S
a∈anodes(e) qos(a) ∪
S
v∈variables(e) qos(v)
anodes(e)− activity nodes owned by e
variables(e)− local variables of e
anodes(e) ∪ variables(e) = dchildren(e)
φshare − determines resource sharing (→ Algorithm 4.9)
ActivityGroup qos(e) = 〈φshare(amax, QV ), φsum(tmax, QV )〉
(no basic block) QV = qos(me,dl.bind) ∪
S
a∈anodes(e) qos(a) ∪
S
v∈variables(e) qos(v)
anodes(e)− activity nodes contained in e
variables(e)− local variables of e
anodes(e) ∪ variables(e) = dchildren(e)
φshare − determines resource sharing (→ Algorithm 4.9)
ActivityGroup qos(e) = 〈φshare(amax, QV ), length(me,dl.sched) · period(dl)〉
(basic block) QV = qos(me,dl.bind) ∪
S
a∈anodes(e) qos(a)
anodes(e)− activity nodes contained in e
variables(e)− local variables of e
period(dl)− clock period of deployment location dl
anodes(e) ∪ variables(e) = dchildren(e)
φshare − determines resource sharing (→ Algorithm 4.9)
ConditionalNode qos(e) = 〈φshare(amax, QV ), φmax(tmax, QV )〉
QV = qos(me,dl.bind) ∪
S
a∈clauses(e) qos(a)
clauses(e) = dchildren(e)− clauses of the conditional node
φshare − determines resource sharing (→ Algorithm 4.9)
Clause qos(e) = 〈φshare(amax, QV ), φsum(tmax, QV )〉
QV = qos(me,dl.bind) ∪ qos(test(e)) ∪ qos(body(e))
body(e)− body of the clause
test(e)− test of the clause
body(e) ∪ test(e) = dchildren(e)
φshare − determines resource sharing (→ Algorithm 4.9)
LoopNode qos(e) =
〈φshare(amax, QVs∪QVi), φsum(tmax, QVs+φsum(tmax, QVi)·iterationsmax〉
QVs = qos(me,dl.bind) ∪ qos(setupPart(e))
QVi = qos(test(e)) ∪ qos(bodyPart(e))
setupPart(e)− setup of the loop
bodyPart(e)− body of the loop
test(e)− test of the loop condition
setupPart(e) ∪ bodyPart(e) ∪ test(e) = dchildren(e)
φshare − determines resource sharing (→ Algorithm 4.9)
ActivityNode,
ActivityEdge, Action
qos(e) = qos(me,dl.bind)
CallOperationAction,
CreateObjectAction, not supported (→ Section 4.2.3)
DestroyObjectAction
The area estimates of FSMD-implementations are computed by the merge function φshare. This function
accounts for the potential sharing of resources service instances among model elements with mutual exclu-
sive execution. In principle, FSMD-implementations can share functional-units, memories, and communi-
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cation resources. However, the sharing of communication services is no issue due to the multiplexer-based
architecture. Algorithm 4.9 presents a greedy approach for the sharing of functional-units and registers in
the data-path. For all resource services it is checked whether they can be shared among different uses and
if the sharing actually decreases the required area. Thereby the amount of multiplexer logic being required
to implement the sharing is compared to the size of the instance without sharing. To get accurate estimates
of the area, the multiplexer logic is also considered when merging the QoS of the optimized mapping.
Algorithm 4.9: Merge-function for resource service instance sharing - φshare(label,QV )
Input : Label of the QoS-value being merged: label.
Input : Set of QoS-characteristics being merged: QV = {qosi}.
Output: Returns merged QoS-value label that regards the resource sharing.
Data : Set of shared resource service instances shared = {rui}. The elements have the format
ru = 〈ri, uses〉, whereas ri represents a resource service instance and uses counts the number of
elements that use this instance.
shared← ∅;
foreach qosi ∈ QV do
me,dl ← me,dl ∈M |me,dl.qos = qosi;
foreach rij ∈ me,dl.bind do
RU ← {ru ∈ shared|ru.ri.r = rij .r ∧ ru.ri.o = rij .o};
if RU = ∅ then shared← shared ∪ 〈rij , 1〉;
else
ruopt = ∅, amuxopt ←∞, uqos← dl.NodeEstimator.estimateQoS(rij);
foreach ruk ∈ RU do
if all uses of ruk execute in mutual exclusion with e then
mux← dl.NodeMapper.createMultiplexer(ruk.ri, ruk.uses+ 1);
mqos← l.NodeEstimator.estimateQoS(mux);
if mqos.area < amuxopt then ruopt ← ruk, amuxopt ← mqos.area;
if ruopt 6= ∅ ∨ amuxopt > uqos.area then shared← shared ∪ 〈rij , 1〉;
else ruk.uses← ruk.uses+ 1;
foreach ruk ∈ shared do
muxers← muxers ∪ dl.NodeMapper.createMultiplexer(ruk.ri, ruk.uses);
return φsum(label, qos({rij |ru ∈ shared ∧ ru.ri = rij} ∪muxers));
Considering sharing only locally in data-paths seems rather restrictive. It is thinkable to employ sharing
also among data-paths or even instances. However, as discussed earlier in this section, on upper hierarchi-
cal levels it is hard, if not impossible, to determine if these model elements execute in mutual exclusion.
However, due to the support of inclusion polymorphism, an indirect yet significant sharing among instances
can be observed. All attributes and operations of an instance of a generalization are available in the re-
spective instance of the specializations. The saving in resource service instances depends on the particular
inheritance hierarchy.
The estimation model orients towards the deployment hierarchy of the design. Obviously, the quality of
the estimation results depends on the quality of the QoS- and execution-constraints such as the number
of iterations of loops and the number of instances of a classifier realizing a component instance. For the
purpose of the previously defined estimates these constraints must define good, if not least, upper bounds.
This is critical for both amax and tmax. The presented platform mapping approach will be evaluated in
Chapter 7.
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5. SYNTHESIS
5.1 Synthesis for Object-Oriented Specifications
5.1.1 Definition of the Synthesis Problem
DEFINITION 5.1: Given a PSM dn+1 ∈ DSn+1, a set of language-processor pairs {〈L,P 〉}, with target
language Li and (abstract) machine Pi that can interpret representations in Li, the synthesis problem is to
find a transformation δ : DSn+1 7→ P (L), that if interpreted by the respective target machine will evoke a
behavior that is equivalent to dn+1.
This definition is based on Gilois definition of computer architectures as stacked interpretation systems
[230]. This view contrasts platform mapping which seeks a mapping of a design model to the resource
services offered by the lower level machine. Also, while platform mapping perceives its building blocks
through their QoS, synthesis focuses on the synthesis constraints which define the link into the target micro-
architecture. Both views are connected through the resource model. For the implementation of a model
element solely the resource service instances can be used that were bound during platform mapping.
5.1.2 UML-to-Implementation Mappings
Synthesis must generate implementations of all model elements that define the behavior of a system. The
set of regarded model elements includes all elements that were previously mapped to resource services.
In addition, model elements that structure the behavior must be implemented. As Table 3.1 shows these
structural elements may be handled by resource mapping as well, which is specific to the particular platform.
In general only considering this aspect of the implementation is not sufficient. Further synthesis must
support:
IP-integration - Implementations are constructed from building blocks (intellectual property (IP)) pro-
vided by the target platform. These blocks are commonly accessed and integrated through libraries,
packages, databases, et cetera.
Artifact Organization - The generated artifacts comprising the implementation must be organized such that
they are accessible by the target machine. The according organization scheme may be relatively free
or restricted by the implementation language.
Interpretation Control - The target machine that interprets the generated artifacts is commonly configurable
in order to provide control of its operation. For instance, if the lower level machine is a compiler or
synthesis environment the tool-chain can be configured.
The support of interpretation control seems to be a matter of user convenience at a first glance, but it is
often more than that. Important decisions made during platform mapping build on assumptions of the
detailed working of the target machine. For example, the implementation of a particular behavior with
software/hardware may only be justified if certain optimizations are enabled in the lower level design flow.
The principal rules and patterns that define UML to implementation-language mappings are captured by the
node-specific generators. These generators must reflect fundamental assumptions of the respective mapper
and estimator components. Their detailed configuration is done using synthesis constraints that have been
defined in the implementation platform model. Each implementation may define multiple generators that
serve the different aspects of the implementation. Interpreter components provide the link into lower level
flows.
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5.1.3 Synthesis Flow
The principal synthesis flow is illustrated in Fig. 5.1, which details the flow shown in Fig. 3.8. The final
application consists of executables, hardware configuration contexts, and a model of the hardware objects.
Platform Specific Implementation
Platform-Dependent Application
Co-Synthesis
Hardware/Software/Interfaces
Platform Specific Model
Hardware Object Model
Configuration Contexts
Hardware Modules Software Modules
Platform-Specific
HW Libraries
Platform-Specific
 SW Libraries
HW Synthesis SW Compilation
Executables
Fig. 5.1: Synthesis Flow
The hardware and software modules and the hardware object model are co-synthesized and translated into
the final application artifacts using a distributed approach. For this the generator and interpreter components
that have been specified in the TPM are used. Each generator/interpreter is responsible for synthesizing the
modules of one specific node in the deployment platform. The co-synthesis accomplishes IP-integration
and artifact organization. The interface between the modules is determined prior to the actual synthesis and
manifested in the co-synthesized modules. The interpretation control is either managed by the interpreter
component or by a further generator. For example in C++ environments, dedicated generators are used for
the creation of Makefiles.
5.2 Hardware/Software Interface
5.2.1 Hardware Object and Component Life Cycle
The hardware/software interface of object-oriented implementations with reconfigurable hardware defines
the life cycle and access mechanisms of objects and components realized in reconfigurable hardware. The
hardware/software interface can be viewed from a logical and physical perspective. The logical hardware/-
software interface can be realized by different physical implementations. The particular implementation
depends upon the target platform and the model compiler.
For efficiency reasons the life cycle of hardware objects is different from the life cycle of software objects.
Even if the hardware is partially reconfigurable, which would allow for the implementation of each class in
a partial configuration, this raises significant problems during synthesis, verification, tool support, and also
implementation. One problem is that the configurations are not independent from each other, because the
objects have to share the same physical communication interface. The class instantiation per reconfigurable
device is by far too expensive in terms of required and wasted area and device reconfiguration time.
Because of these problems another approach is chosen. Instead of mapping each class to a configuration,
multiple objects (hardware objects) are clustered in a configuration (hardware component). In order to
avoid costly reconfigurations hardware objects are reused as much as possible. Because a true dynamic
instantiation/destruction of objects is not efficiently possible in hardware, these objects are pre-instantiated
at compilation time and synthesized into configuration contexts. The objects are allocated dynamically on
demand. The RTR-Manager, which will be described in Chapter 6, serves as object broker. Additionally, in
RTR-systems the objects and hardware configurations are dynamically bound to logic resources.
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Fig. 5.2: Hardware Object and Component Life Cycles
The dynamic instantiation and binding is reflected in the life cycle of hardware objects and configuration
context instances, which is illustrated in Fig. 5.2. Because of the tight relationship between the hardware
objects and their configuration context instances, as the container of the hardware objects, both life cy-
cles influence each other. Each object and its configuration context instance will go through three states,
X_UNBOUND, X_BOUND and X_ALLOCATED (where X is either OBJ for hardware objects or CT for con-
figuration contexts). As long as the context is not loaded into the reconfigurable hardware, the context
instance and the contained objects are in state X_UNBOUND. When a context is loaded, i.e. it is instantiated,
the state of the instance becomes CT_BOUND. The objects contained go to the state OBJ_BOUND. Objects
allocated by the application change go from state OBJ_BOUND to OBJ_ALLOCATED. All objects returned
by the application will set their state back to OBJ_BOUND. When the last object of a context instance is
destroyed the context instance state is set back to CT_BOUND. Until the context instance is unloaded from
the hardware, i.e. destroyed, the objects will still be available for allocation. The context instance is not
allowed to be unloaded from the hardware as long as it is in the state CT_ALLOCATED. For devices that do
not support dynamic configuration the context instance is always in state CT_ALLOCATED.
5.2.2 Logical Hardware Object Interface
The mechanisms for the access of objects are defined by the object interfaces. The interface of each object
consists of a control interface, a data interface, and an exception interface.
Control Interface - The control interface enables the message exchange with the object. The execution
of message handlers, i.e. behaviors, is triggered. The interface also indicates when the message
processing is finished.
Data Interface - The data interface allows one to access the object state and to pass message data to/from
objects. The object state is public to enable the migration of objects between different deployment
locations.
Exception Interface - The exception interface reflects exceptional conditions that occur in the object. De-
pending on the exception handling of the object the information on the position and type of exceptions
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is represented.
The interface of each component representing a configuration context comprises all interfaces of the objects
accessible through the component interface. An implementation of the hardware object and component
interfaces is presented in Section 5.4.
5.3 Implementation of Software Modules
5.3.1 UML-to-C++ Mapping
For both hardware and software realizations, the question for the appropriate level of abstraction of the final
implementation and a suitable language arises. In an object-oriented approach it seems quite natural to
choose a language supporting the object paradigm for software implementation. This approach makes the
implementation convenient and straightforward. The final compilation is delegated to 3rd-party compilers.
However, this results in loosing a fair amount of control over the final implementation. In performance and
resource critical applications, this uncertainty can cause iterations in the development flow. To avoid this
problem model compilers for critical application domains may generate microprocessor specific assembly
language implementations. For the purpose of this thesis C++ is used to implement software modules.
Owing to different implementation patterns and styles multiple implementations are possible for an imple-
mentation model. These differences are reflected in the QoS in the implementation platform model so that
it does not affect the quality of the design space exploration results. The implementation patterns and rules
are either manifested in the respective components of the model compiler or in code generation annotations
in the UML meta model. The latter approach is taken by xtUML [194]. It has the advantage of being
defined entirely with UML models and dedicated generation languages (archetypal language). However,
it orients towards single language software implementations. Design space exploration, estimation, (auto-
mated) model transformations, and mixed language implementations are not directly supported. Thus in
this thesis the former approach is taken. In future adoptions of approaches like xtUML to multi-language
environments should be investigated.
General Mapping Rules
The principal mapping of UML design models to C++ and other software languages is state-of-the art and
has been implemented in a number of UML tools. The implementation of binary associations and the proper
realization of visibility is a research topic [249,250]. Due to the medium level of abstraction in the presented
approach associations must be transformed to properties and behavior before. Table B.6 in the appendix
presents the mapping of the most important UML model elements to C++ constructs.
Mapping of Actions
A crucial point is the mapping of UML actions to their implementations. As has been shown in Section 3.3.5
actions are intermediately mapped to operations in the implementation model. The mapping to the imple-
mentation is accomplished using a synthesis constraint called ImplementationLanguagePattern
(→ Example 3.16 on page 49). To define such patterns a very simple language is used. All names that must
be replaced by the generator are preceded with a dollar sign ($). The string following the $ until the next
white space must refer to a parameter of the operation or the current object ($this). Thereby $this is
replaced with the name of the object on which the action is executed. References to parameters are replaced
by the respective arguments of the action.
EXAMPLE 5.1: For example, assume that the pattern defined in Example 3.16 on page 49 is associated
with the sub operation in Example 3.19. Although this example actually refers to a VHDL implementation
the same rules apply. For C++ just replace std_logic_vector<16> by say short. Since the sub
action is invoked on object csample, $this is replaced by this name. The pattern $other is replaced
by psample respectively.
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5.3.2 Communication with Hardware Objects
The classes of the implementation model being deployed on the local node are implemented directly in
C++ using the presented mapping rules. For each remote object a local proxy is used. Proxies realize
the communication between local and remote objects. One proxy-type is used for all proxy instances.
The proxy-type is explicitly modeled in the implementation platform model as IHwObject-type, which
provides operations for creating, destroying, and accessing remote objects using basic read/write operations.
EXAMPLE 5.2: Fig. 5.3 illustrates this concept. On some node h0 a set of objects of type LocalClass
is executed. These objects access remote objects (RemoteClass) that are execute on node h1 via local
proxies. The RTR-Manager performs the creation, destruction, and configuration of the remote objects.
This can include loading configuration contexts that contain remote objects of the requested type into h1
in case this node is run-time reconfigurable. Listing 5.1 shows an example C++ code that is automatically
synthesized for the creation, access, and destruction of an instance of RemoteClass. The proxy is im-
plemented using smart-pointers (smartptr), that count the number of references to the respective remote
object, and automatically destroys the object if the reference count gets zero.
Listing 5.1: Instantiation, Communication, and Destruction of RemoteClass Example
1 s h o r t ∗ e l e m e n t s = . . . / / g e t e l e m e n t s and s i z e
/ / i n s t a n t i a t e RemoteClass (0 i s t h e t y p e i d e n t i f i e r o f t h e c l a s s )
3 s m a r t p t r <IHwObject > o b j =RTRManager : : g e t I n s t a n c e ()−> c r e a t e O b j e c t ( 0 ) ;
/∗ w r i t e e l e m e n t s t o remote o b j e c t , t h e e l e m e n t s parame te r s t a r t s
5 a t r e l a t i v e a d d r e s s 12 , ’ s i z e ’ e l e m e n t s are c o p i e d ∗ /
obj−>w r i t e < short >(12 , e l emen t s , s i z e ) ;
7 obj−>w r i t e < i n t >(2316 , s i z e ) ; / / w r i t e s i z e t o a d d r e s s 2316
obj−>e x e c u t e ( 4 , 2 ) ; / / e x e c u t e ’ add ’
9 i n t sum=obj−>read < i n t > ( 8 ) ; / / read r e s u l t
RTRManager : : g e t I n s t a n c e ()−> d e s t r o y O b j e c t ( o b j ) ; / / d e s t r o y o b j e c t
obj : LocalClass
robj : RemoteClass
proxy : IHwObject
access*
*
1
1
add
rtrm  : RTR-Manager
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create/destroy
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 *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<<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Fig. 5.3: Remote Object Example
5.4 Implementation of Hardware Modules
5.4.1 UML-to-VHDL Mapping
Goal of the UML-to-VHDL mapping is the translation of a given PSM into a functionally equivalent de-
scription of a circuit. Due to its popularity and standardization VHDL is used as description language. This
thesis presents the first approach to the fully automated direct synthesis of UML-models to RTL designs.
On system-level a naive approach is to use behavioral synthesis in order to generate RTL-designs. In such
an approach the isolated data-path implementations, which are generated by behavioral synthesis tools, are
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integrated into a complete description of the final hardware. Early work in this thesis has shown that this is
a quite tedious and error-prone task which is complex to automate due to the specifics and obstacles of each
tool [251].
Moreover, owing to the tight timing and resource constraints imposed by the hardware, it is even more im-
portant to reflect the implementation model directly in the implementation. In principle the implementation
can be delegated to behavioral synthesis tools. However, as for software implementations it is hardly possi-
ble to predict the synthesized results. Moreover, the programming language based approaches are restricted
by the employed languages and the directly synthesizable language subsets of the targeted HDLs. Thus
model compilers synthesize hardware modules directly from UML models at the RTL. In this thesis, the
hardware is described with synchronous VHDL-RTL designs. In order to increase the portability, reusabil-
ity, simulation performance, and optimization opportunities in lower level design flows a mixed structural
and behavioral style is used. The final synthesis of the generated hardware descriptions is delegated to lower
level design flows.
This approach to synthesis enables the exploitation of advances in lower level flows using the same prin-
cipal solutions to platform mapping and synthesis. The effects of lower level optimizations are regarded
using merge functions. The assumptions driving system-level decisions are forwarded to the lower level
flows by means of respective configurations or constraints. VHDL constraints are commonly attached to
the impacted design element. Such constraints control resource-sharing, FSM state encoding, three-state to
logic conversion, or enable or disable specific optimizations. Constraints are tool-specific and are propa-
gated either in the VHDL design or by means of configuration scripts of the tool-chain. MOCCA employs
the latter approach by means of specialized generators. The former approach is possible by extending the
current generators accordingly.
The principal features and assumptions of the employed implementation options and architectural con-
straints have been presented in Section 4.2. Table B.13 in the appendix summarizes the mapping of UML
model elements to VHDL constructs. Due to the large semantic gap between both languages the mappings
are detailed in the following sections.
5.4.2 Hardware Implementation of Components
Each artifact that is stereotyped as "Configuration" maps to a hardware configuration, such as contexts
of RTR-FPGAs, ASIC mask-data, and netlists. For the purpose of this thesis a run-time reconfigurable
target technology is assumed. Each artifact manifests a component. The instantiation of the component
corresponds to the loading of the context into the physical device. The dynamic instantiation of components
is used to mimic the run-time instantiation of hardware objects. For efficiency reasons a component instance
defines the execution context of multiple objects.
Design Hierarchy
Hardware designs are constructed hierarchically. At the top-level the infrastructure for the objects is synthe-
sized. The lower layers are constructed according the deployment hierarchy. Fig. 5.4 illustrates the design
hierarchy of hardware component implementations. The component instance provides the communication
interface, register file, address decoders, and auxiliary services, such as clock refresh and reset generation,
to the contained objects. The implementation of the communication interface, register file, and dispatch is
explained in the course of this section.
In principle the entire design can be implemented flat by using a single level. In general, it is not advisable
to put the entire logic into one layer because this increases time required for synthesis, simulation, and
verification. Moreover, design reuse and readability are aggravated. While arguably the latter points are
less important in model-driven approaches the tool-time is significant since the design productivity and size
are increased as higher-levels of abstractions are used. For the same reasons classes are implemented in
isolation with only minimal regard to eventual super-classes.
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Fig. 5.4: Hardware Design Hierarchy
Instance Synthesis
In each hardware component all executed hardware objects are pre-instantiated. For each instance all state
and behavior that is required to implement its class and all of its super-classes is replicated. This is relatively
inefficient in terms of resources but it offers the highest performance since there is no need to synchronize
concurrent executions of the same behavior.
EXAMPLE 5.3: Fig. 5.5 shows an example design comprising two classes C0 and C1. The operation op0
is polymorphic. In the hardware component n instances of both classes are created and connected at the
top-level in the register file and through the dispatch logic. The registers are located in the register file;
other components are not shown. Also note that the figure shows a particular implementation of the logical
object interface. This implementation will be described in the course of this chapter.
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The implementation of resource services, such as clock generators, communication interface, and storage,
is inherently technology dependent. To maximize adaptability and design reuse the implementations are
constructed from implementation components that have been defined in the implementation platform model.
As has been shown in Section 3.3.4, this requires the definition of standard component interfaces that can
be interpreted automatically by the model compiler. This has previously been exemplified in Example 3.12
for a FIFO storage. In hardware implementations the interface is interpreted structurally as representing the
signals of a circuit. The same approach is used for the synthesis of the classes that define hardware objects.
The implementation type that is used to implement the implementation component is bound to the model
element during platform mapping. Synthesis then must create a VHDL entity for the respective UML
proxy. Since physical port signals may be shared among logical signals in the interface definition the
proper mapping to the shared signal must be ensured. An UML entity or architecture proxy definition is
transformed into the corresponding VHDL construct by converting all attributes and operation parameters
into signals. The signal type is the type of the respective UML element. The direction is inout for
attributes. For signals created from parameters the direction corresponds to the parameter direction, whereas
direction kind return is mapped to the VHDL direction kind out. By default a signal name is generated
automatically. This name can be overridden using the synthesis constraint ImplementationName. If a
signal with the current name already exists no new signal is created. The same mapping rules approach are
used for types, such that the name of the entity and architecture can be set. This approach gives the user
maximum control over the implementation.
Using the created entity synthesis creates a VHDL component, instantiates the VHDL architecture, and
binds it to the VHDL component. This approach implies that the interface of the architecture equals that of
the entity, such as is defined in the VHDL specification. Also elements that map to the same name must be
functionally equivalent.
EXAMPLE 5.4: Fig. 5.6 illustrates this concept with two implementation components1. One component
is a proxy of a PCI-bridge, which is realized by the VHDL entity PLX9080_PCI_BIU, that implements
the communication interface. The other component is a memory block (bram16_32x16_xst). For the
lack of space, the architectures of both entities are not shown. The tables define the name mapping rules
which are specified in the model as synthesis constraints of the respective parameters. Both components
are interconnected using an instance of the MOCCA Object-Bus (MOB). A special address decoder logic
is synthesized for the memory block. This block is mapped to the address range AR of the MOB. The bus is
explained later in this section.
Interconnection Synthesis
Interconnect synthesis handles the connection of circuit instances. Such instances are created from imple-
mentation model elements and implementation components. As illustrated in Fig. 5.4, a design comprises
generic circuitry (shown in the grayed area), which is represented by implementation component instances,
and application specific circuit instances. The semantics of the interface of application specific circuits
is defined by the model elements from which they have been created. At the side of the implementation
component the semantic is defined by means of the standardized interfaces. This property enables the
semantically correct synthesis of interconnect.
Some implementation components must be connected to the pins of the physical device. This interface is
called device connect interface. Examples of such components are the communication interface, external
storage, and peripheral devices. The interface of the top-level module of the hardware component includes
the device connect interface of all instantiated implementation components. The device connect interface is
part of the UML proxy definition. To give the user maximum freedom in modeling all non-interpreted port
signals are considered to be part of this interface2. For the device connect interface the same name mapping
rules apply as for interpreted interfaces.
1 Notice that, in accordance with common convention, thick lines are used in the notation to represent signal groups, while thin lines
represent individual signals. A thickly drawn schematic symbol represents multiple instances of the element that are connected
appropriately.
2 To improve readability and reuse it is recommended to capture the device connect interface using one operation, e.g.
device_connect.
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<<VHDL Entity>>
bram16_32x16_xst
+external_access (
   in x_address: std_logic_vector<9>,
   inout x_data: std_logic_vector<32>,
   in x_benable: std_logic_vector<4>,
   in x_enable: std_logic,
   in x_rw: std_logic,
   out ack: std_logic) : void
...
<<VHDL Entity>>
PLX9080_PCI_BIU
+local_access (
   out address: std_logic_address,
   inout data: std_logic_vector<32>,
   out benable: std_logic_vector<4>,
   out enable: std_logic,
   out rw: std_logic,
   in ack: std_logic) : void
...
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Fig. 5.6: Implementation Component Instantiation Example
Communication Interface
The communication interface defines the external interface of each hardware component. It enables the
message exchange with objects that are executed in the context of the instances of the component. Thereby
the interface couples some external interface to a standardized local interface called MOCCA Object-Bus
(MOB). The concept of IP integration by means of implementation components supports the adaption of the
synthesis to different communication networks. For this, designers must implement a bridge of the external
communication interface to MOB and provide a proxy in the TPM. The external interface is captured in
the proxy as device connect. Consequently, this interface is unrestricted, so it can be any network, such as
serial lines, field buses, and advanced uP buses.
The MOB is a single-master bus that is designed towards high speed data transfers. To enable the adaption
to different timing constraints the MOB is asynchronous. As illustrated in Fig. 5.7, the MOB comprises
separate sub-buses for addresses, data, and control. These buses are scalable in that the width of the address-
, data-, and byte-enable signals is not standardized. Instead, the model compiler automatically adapts to
the width that is modeled in the proxy interface. For this, the compiler needs to know the width and
representation of the signal types, which is defined using synthesis constraints. The MOB uses the same
clock as the object logic. The synchronization between the clock of the external network and the local
clock must be accomplished in the bridge. Addresses are divided into word addresses and byte addresses.
A word comprises n bytes. The bytes within each word are addressed using byte enables. The data bus
contains n byte lanes and there is one byte enable signal for each byte lane. All signals are active high. The
endianess is adjusted in the bridge. To this bus the dual-ported register file is attached whereby the registers
are mapped to individual addresses or address ranges. The objects are connected to the local port of one or
more registers.
To illustrate the usage of the bus Fig. 5.8 presents the timing of read and write transfers. The principal bus
timing was designed after the Wishbone-bus [252]. In contrast to Wishbone, the separate data buses of the
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master and slave interface have been combined into a single data bus. The delays twa (write-acknowledge
delay) and tra (read-acknowledge delay) depend on the performance of the addressed slave components.
The delay tae (acknowledge-enable delay) is a property of the FSM design. Typical values of these delays
are in the range of 1..4 clock cycles.
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Fig. 5.8: Timing of MOB Write Transfer and Read Transfer
Register File
The purpose of the register file is to
• store the state of all objects,
• store input and output parameters of messages,
• define the control interface of objects, and
• decouple object logic from the communication interface.
A similar object logic can be used with different communication interfaces. Hence, the logic is adapted to
the specific incarnation of the MOB. For instance, the registers are connected to the proper byte-lane of the
MOB data sub-bus.
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The register file is constructed from primitive storage components that have been modeled in the imple-
mentation platform. Such storage components are either individual registers, with a small data width, or
dedicated memory blocks. All storage components must be dual-ported. The interface that is connected to
the MOB is called the external interface. The local interface is used to connect to the objects. To avoid
synchronization of different clock domains the register file uses the same clock as the object logic. Design
modularity is supported by requiring all registers having three-state buffers on both ports. Common hard-
ware design flows transform three-state buffers into equivalent logic after flattening the design hierarchy
(→ Section 5.4.4).
Registers are used to store scalar data types and the control logic. Designers can model registers with
different read/write modes on the local interface, in order to safe logic resources. Registers with wider
data ports are constructed from primitive registers. This reduces the modeling effort since designers do
not have to define registers for all possible types that are mapped to hardware. Array types are mapped to
memory blocks. Designers can provide storage components of different width and depth. Also their physical
implementation may differ. For instance, many FPGAs contain embedded RAM blocks of relatively small
size. Larger memories are attached to the FPGA externally. As for registers, memory blocks of different
width and depth are constructed automatically from simple memories.
This simple mapping between variables and storage elements - scalar variables to registers and array vari-
ables to memory blocks - is sufficient for the most situations. However, this can affect both the latency and
area requirements of the generated circuit. For instance, memory blocks have one interface being connected
to behaviors. Consequently, multiple accesses to the memory block must execute sequentially. Similarly
the utilization of a large number of registers may affect the routing delay and the allocated chip area. It
can be advantageous to allow for more implementation options. Future extensions should investigate the
implementation of arrays using individual registers. This option increases the number of available interfaces
and consequently allows for more parallel accesses. Also the effect of collapsing multiple variables into a
single memory block should be studied.
Address Decoders
Address decoders enable registers according to the current address on the MOB. Logically these decoders
are part of the register file. The MOB address comprises the address bus and the byte enable signals. For
each primitive register a comparator is used for the address and the byte enable. For each address range
occupied by memory blocks address range decoders are used. Due to the addressing scheme of the MOB a
full address range decoder requires the decoding of word and byte addresses. If the available address space
is large enough, memory blocks are aligned to word boundaries which eliminates the byte decoders.
Dispatch
Dynamic message dispatch represents the technological foundation for the support of inclusion polymor-
phism. Depending on the dynamic type of an object, different subsets of the overall feature set are active
and accessible from the environment of an object. Specifically, dynamic message dispatch is performed
only among the active operations of an object. Recall, that the notion of inheritance implies that there can
be at most one active message handler, i.e. operation, for each message type! Accordingly, dynamic mes-
sage dispatch is implemented by selecting the currently active operations of each object. A type field in the
object interface is used to dispatch polymorphic messages to the appropriate operation. This is generally
accomplished using multiplexer structures3. All control- and output data is multiplexed.
The execution of a FSMD is triggered using a dedicated GO signal. This signal enables the transitions of the
FSM to be taken. Similarly, a dedicated DONE signal is activated if the FSM is in a final state and thereby it
signals the termination of behavior execution. Both signals are defined formally later in this section.
EXAMPLE 5.5: Fig. 5.9 exemplifies the implementation options for dynamic message dispatch on the
FSMD-model. Depending on the system inputs, some object may be either of class C0 or C1. Due to
inheritance the operation op0 is polymorphic.
3 In uP-based implementations dynamic message dispatch is accomplished using VMTs and indirect function calls. Each class is
associated with a VMT. Objects have an implicit pointer to the VMT of their dynamic type.
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The isolated synthesis of user classes necessitates the handling of polymorphic behaviors at the top-level.
Since no behavior implementations are shared among different objects this structure is replicated for each
set of instances of polymorphic behaviors.
Clock- and Reset Generators
The generated hardware is driven by a fixed clock. This clock is generated either from a dedicated source,
or the clock of the external communication interface. The purpose of the clock generator component is to
refresh the clock, buffer the clock signal, and to perform a clock multiplication/division if required. For this,
dedicated clock manager components are used, which are available in commercial FPGA devices. After the
configuration of the hardware is finished the logic is reset. The propagation delay of the power on reset of
common FPGAs can take longer than the user clock cycle. This may bring the logic into an invalid state.
Thus an additional reset generator is integrated, which performs a startup reset of several clock cycles.
Since the clock and reset generator components are specific to the vendor and even the particular device,
respective implementation components are used. The model compiler performs the distribution of both
signals to the logic.
5.4.3 Hardware Implementation of Objects
The implementation of hardware objects is realized cooperatively by several components in the design hier-
archy, namely the register file, the message dispatch logic, and the components of the individual classifiers
in the type hierarchy of the object. Data-paths that access common data are connected to the common
registers in the register file using a local MOB.
Physical Object Interface
The physical object interface realizes the logical object interface, which has been described in Section
5.2.2. In the presented approach this interface is implemented using registers that are mapped into the
address space of the MOB. Thereby registers with different functionality are used.
Control Interface - The control interface of each class is independent from the control interfaces of its
specializations. Each class defines a control interface for all operations that are visible in its interface
and that are not inherited or overridden by any operation that is defined by the class. Behavior
execution is controlled using GO/DONE signals.
Objects that contain polymorphic behaviors use a type register, which stores a numeric identifier of
the dynamic object type. The type register is an ordinary register as used in the data interface. A type
register is assigned to root classes and shared among all specializations of this class. This is possible
due to the object integrity constraint.
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Data/Exception Interface - The data interface is realized using registers and memory blocks as has been
explained earlier in this section. The exception interfaces stores the position and type of exceptions
that occurred in each behavior. A common exception interface of all behaviors of an object is not
advisable since behaviors may execute concurrently. The automated implementation of this interface
is currently not supported by MOCCA.
Polymorphic Address Mapping
The address mapping defines which MOB addresses decode each particular storage component in the reg-
ister file. In principle each storage component can be mapped to any free address range. As has been
discussed in the previous section, this is not recommended because the address mapping impacts the size
of the address decoders. Moreover, the realization of the external communication interface is affected.
Practical experience has shown, that it is advantageous to use the addresses of the external network locally
if possible since this reduces design effort, occupied chip area, and timing problems. As a consequence,
address mapping must satisfy data alignment constraints that are imposed by the external network. For
instance, common uPs require primitive data elements to start at addresses that are divisible by the data
size. Address mapping must support inclusion polymorphism, and is an important means of decoupling the
hardware objects from the other parts of the system. It should be transparent to the users of a hardware
object which particular object is accessed as long as it has the proper type. Additionally, in order to support
dynamic object migration, objects must be relocatable in the address space. Therefore the address mapping
of hardware objects must satisfy the following constraints:
1. all hardware objects of the same type must have the same relative address mapping.
2. all polymorphic behavior implementations must have the same relative address mapping.
3. data must be aligned according to the constraints of the external communication network.
The relative address of each mapped element must be the same in all element instances. Notice that same
constraints apply for the most implementations of software objects. They are enforced by the compiler tool
chain.
Data alignment constraints are modeled in the deployment platform individually for each node using the
synthesis constraint AddressAlignment. If the value of the constraint is a positive integer than all data is
aligned to an address that is divisible by this value. Designers may also define the value TypeInstance-
Size, which constrains data to be aligned to addresses that are divisible by their size.
EXAMPLE 5.6: A class hierarchy and some possible address mappings for objects created from the classes
in the hierarchy is shown in Fig. 5.10. In unconstrained address mapping data is packed without any address
gaps (illustrated as grayed boxes) in between, while constrained address mapping can cause address gaps.
Algorithm 5.1 maps the features of a set of classes to relative addresses. The set includes all classes that are
instantiated by hardware objects either directly or by means of class inheritance. The algorithm satisfies all
data alignment constraints that are defined by the deployment locations of the classes. Initially all classes
that realize hardware objects are sorted in topological order. The topological order is a partial order C that
defines that a classifier ci ∈ C is predecessor of classifier cj ∈ C, if ci is a generalization of cj :
∀ci, cj ∈ C : ci ∈ generalizations(cj) → ci  cj
The order ensures that the address mapping of a classifier is computed not before the address mapping of its
generalizations was computed. The function visibleOperations(ci) returns all operations that are visible
in the interface of ci, including the inherited operations (inheritedOperations(ci)) and the operations
defined by ci that override operations of the generalizations (overriddenOperations(ci)). For each newly
defined operation, the algorithms allocates a bit in a control register. Using this bit the activation control of
the respective operation and its overriding operations is performed. Each operation that overrides another
operation inherits the control bit and the relative address mapping of the overridden operation. The function
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Fig. 5.10: Address Mapping Example
nextAlignedAddress(type, current,DL) returns the next address that is greater than current and that
satisfies all data alignment constraints imposed by the type type and the deployment locations.
Since the local relative address mapping is performed with respect to the globally imposed alignment con-
straints it is ensured that the interfaces of hardware objects are equal in the entire system regardless of the
particular deployment location. As a consequence the address mapping can be sub-optimal for a specific
node. The presented algorithm implements a greedy strategy in order to reduce compilation time.
A similar address mapping step must be performed when a hardware component is synthesized. In this step
all hardware objects contained in the component are mapped to relative addresses with respect to the base
address of the hardware component. Thereby the relative start address of each object starts at an address that
is divisible by the bus width. Hardware components and objects are mapped to absolute addresses at run-
time when the hardware component is instantiated. For this mechanism to work, the RF must be mapped
into the address space of the master. This embodies the Simple Communication Illusion (→ Section 4.2.1).
5.4.4 Hardware Implementation of Behavior
Behaviors are implemented at the bottom-most level of the hardware design hierarchy. The implementations
evoke the same functionality that is modeled in the design model. To enable efficient mappings to the
hardware resource services, extensive transformations are applied to design model behaviors. Important
enabling transformations are array access transformations, that transform array accesses into explicit MOB
transfers, and inlining, that replaces operation calls by the invoked behavior (→ Tables C.2 and C.3).
Behaviors are implemented in hardware using the FSMD model, which will be detailed in the course of
this section. This model is especially suitable for control oriented applications and fits the message based
computing paradigm of the object based model of computation. As described in Section 4.2.3, by principle
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Algorithm 5.1: Address Mapping - computeAddressMap(C, DL)
Input : Set of classes that realize hardware objects: C. Set of deployment locations of hardware objects:
DL.
Output: Address mapping of attributes and parameters of all ci ∈ C, that satisfies the constraints imposed
by polymorphic behaviors, uniform object interfaces, and data alignment. The address mapping is
a set AM = 〈e, address〉, that assigns each mapped element e ∈ E a relative address
address ∈ N.
Data : The function sizeof(e), with e ∈ E returns the number of bytes occupied by the element e in the
address space. This information is modeled in the TPM using the synthesis constraint
ImplementationAddressSpace (→ Example 3.15 on page 48).
TC ← sortTopologically(C), AM ← ∅;
foreach ci ∈ TC do
if generalization(ci) = ∅ then current← sizeof(type− reg);
else current← lastOccupiedAddress(generalization(ci));
OP ← visibleOperations(ci) \ overriddenOperations(ci) \ inheritedOperations(ci);
controlregs← ⌈ |OP |
sizeof(byte)⌉;
if controlregs > 0 then
current← nextAlignedAddress(byte, current,DL) + controlregs;
foreach aj ∈ attributes(ci) do
current← nextAlignedAddress(type(aj), current,DL), AM ← AM ∪ 〈aj , current〉;
foreach opj ∈ operations(ci) do
opoverride ← overriddenOperation(opj);
foreach pk ∈ parameters(opj) do
if opoverride 6= ∅ then
poverride ← overriddenParameter(opoverride, pk);
am← 〈poverride, address〉 ∈ AM , AM ← AM ∪ 〈pk, am.address〉;
else
current← nextAlignedAddress(type(pj), current,DL);
AM ← AM ∪ 〈pj , current〉;
this model has no notion of recurrence since only one FSM state can be active at any point in time. Con-
sequently, there must be as many implementations of the behavior as there can be concurrent executions
of it. This causes a severe synchronization and interfacing problem if concurrent executions of a behavior
of the same object exist. Thus, behaviors are implemented once in a hardware object. Additionally, it is
required that concurrent invocations are sequentialized in the design model. Notice, that the missing notion
of recurrence precludes the implementation of recursive behaviors in hardware.
Principal Behavior Execution
Fig. 5.11 illustrates the principal execution of behaviors in hardware. The execution is started when GO is
active at the rising edge of the clock (CLK). During the initial state inputs are optionally buffered to local
latches of the data-path. Before the activation all input parameters of the processed message must be written
to the data interface and must remain stable for at least one clock cycle after the activation of GO. As long
as the behavior is executed GO must remain active.
The end of execution is signalled to the environment by activating the DONE signal. After activation, this
signal remains active as long as GO is still active. This signal can be used to synchronize the loading of
output data to the register file. Some output signals, such as MOB bus signals, must be driven continuously
while the behavior is executing. To drive outputs only at particular synchronisation points, for each output
signal a gate signal can be defined that enables the respective output driver.
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Fig. 5.11: Principal Behavior Execution
Definition of the FSMD Model
Behaviors are implemented in hardware according to the FSMD model.
DEFINITION 5.2: A FSMD is defined as [175]:
FSMD = 〈S, I,O, V, s0, v0, F, f, h〉
S = {Si} − set of states of the FSM s0 ∈ S − initial state of FSM
F ⊆ S − set of final FSM states
I = {Ij} = IC × ID − set of inputs of FSM (IC) and data-path (ID)
O = {Ok} = OC ×OD − set of outputs of FSM (OC) and data-path (OD)
A FSM is extended by a data-path, whose state is defined as:
V = {Vl} − state of the data-path v0 ∈ V − initial state of data-path
Then the next state function of the FSMD is defined as:
f = 〈fC , fD〉 − next state function of FSMD
fC : S × IC 7→ S − next state function of FSM
fD : S × V × ID 7→ V − next state function of data-path
The output function of the FSMD is defined as:
h = 〈hC , hD〉 − output function of FSMD
hC : S × IC 7→ OC − output function of FSM
hD : S × V × ID 7→ OD − output function of data-path
For the purpose of this thesis FSMDs are represented graphically using UML. UML state machines, an
example of which has been given in Section 2.3.1, are used as graphical notation of the FSM part. To make
the presentation easy to grasp also for non-UML experts no further extended features of UML state machines
are used. Data-paths are represented by scheduled basic blocks, whose notation has been introduced in
Section 4.1.3.
Integration of FSMDs into the Execution Environment
Practical implementations of this model require additional logic for reset and integration into the execution
environment. Fig. 5.12 presents a respective implementation template. A synchronous Moore FSM controls
the data-path components. The FSM determines the execution of all action instances that are executed in
the context of the behavior. Thereby it goes through a sequence of FSM states. The execution sequence is
determined by the FSM design and the input set IC . The input signals are feedbacks from the data-path,
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Fig. 5.12: Behavior Implementation using a FSMD
while the output signalsOC(dp) steer data-path components, such as multiplexers and registers. The actions
are implemented by the data-path.
The synchronization logic (sync) resets the FSM to its initial state, and synchronizes the data-path inputs
and outputs with the environment (OC(sync)). This logic is functionally part of the next-state logic and
the output-logic of the FSM. The next-state logic and the output logic only realize the functionality of the
application logic. In order to simplify the overall design it is implemented separately.
The GO signal triggers the execution of the behavior. Formally this signal is part of the input set of the FSM:
GO ∈ IC − initialization input
fC(sj ∈ S, i0, · · · , GO = 1, · · · , ik ∈ IC) = s0
The FSM is active as long as GO is activated. If this signal is deactivated the next state is permanently set
to s0. The DONE signal is activated when the FSM is active and is in a final state. This signal is part of the
FSM output set:
DONE ∈ OC − termination output
hC(sj ∈ F, ik ∈ IC) = o0, · · · ,DONE = 1, · · · , ol
Output drivers decouple the behavior from the environment and ensure that output data is only driven by
the behavior at specific synchronization points as long as the behavior is active. This enables that several
behaviors that modify the same data can be connected to the same data sink, i.e. the register file, using a
MOB. The external inputs of the data-path are connected to the data source directly and latched to the initial
state of the data-path v0 upon activation of s0.
FSM Synthesis
The next-state function fC and the state assignment capture the FSM design. The state assignment asso-
ciates all action instances with FSM states. The assignment is based on the schedules of the action instances
that were computed throughout platform mapping. For each schedule a unique FSM state is assigned to
each time step. Global slicing associates time steps of schedules that are executed in mutual exclusive con-
trol paths to the same FSM state. This strategy generally reduces the overall number of FSM states. Each
state that is associated with different time steps requires the definition of sub-states that distinguish between
the time steps. Consequently, additional state registers and multiplexer logic is needed. Local slicing does
not share states among different time steps at the expense of more overall FSM states and higher chip area
requirements [159]. Fig. 5.13 illustrates the FSM design for actions comprising a basic block using the
ASAP schedule of the DFG in Fig. 4.2 on page 60.
Conditionally executed actions, represented by ConditionalNode and LoopNode activity nodes, re-
quire that the computation of the next state and the actions in the data-path are sequentialized. This is
because the next state can not be determined safely before the end of the evaluation of the condition. The
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Fig. 5.13: FSM for Actions
evaluation result is available when the state that executes the according action is deactivated. Thus, in
order to avoid any invalid states, a dedicated state is assigned to instances of ConditionalNode and
LoopNode, if their execution depends on data-path results. Fig. 5.14-5.16 present the FSM design for
these UML activity nodes.
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Fig. 5.14: FSM for ConditionalNode (if(condition) tbody;else fbody;)
The gray shaded boxes relate the UML elements to the parts of the FSM that realize these elements. Follow-
ing the principal structure of UML activities also FSMs are hierarchically nested, so the FSM realizing an
activity is constructed from a number of sub-FSMs that represent the nested activity nodes. Each FSM that
is synthesized for an activity has a unique initial state and a unique final state. Observe that each sub-FSM
also has a unique initial state since all behavior is eventually realized by actions. Consequently, all tran-
sitions between FSM states are deterministic. By definition actions comprise basic blocks, which always
have a unique entry point, i.e. the state to which their first time step is mapped. Consequently, the FSM
also has a unique initial state. A transition to the final state is synthesized at the exit of each FSMs that is
generated for an activity node that does not have a successor. Given by the MAL some activity nodes are
optional, such as the setupPart of the LoopNode, and the false branch of the ConditionalNode. If
these elements are not modeled they are also skipped in the synthesized FSM. The same applies for empty
activity groups. A special case are ConditionalNodes whose clauses can be evaluated concurrently, i.e.
the cases of a switch statement. The evaluation of all clauses is performed by comparator components,
which are assigned to the same state. This state assignment requires all comparators to execute concurrently
and finish their execution before the end of the clock cycle. Activity edges and instance of ReplyAction
are mapped to transitions. The activity of the GO signal is an implicit firing condition of all transitions. If
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Fig. 5.16: FSM for LoopNode
not defined otherwise, transitions are taken as long as the GO signal is active, otherwise the FSM is reset to
the initial state.
The current state vector of the FSM is stored using registers. The FSM states are described in VHDL as
enumerated type. The detailed encoding of the states is not fixed in the design since the appropriateness of
an encoding depends on various properties, such as the number of states, the control flow complexity, and
the target technology. For instance, Xilinx recommends one-hot encoding for large FPGA designs, since the
register representing a particular state, the next state logic, and the output logic of the state can commonly
be implemented in a CLB4 [253]. This encoding maps each state to an individual flip-flop whose output
4 A configurable logic block (CLB) represents the RFU in Xilinx Virtex-II FPGA devices, and comprises four identical slices with
each slice including two 4-input lookup tables (LUTs), two flip-flops, two multiplexers, and carry logic. Additionally, each CLB
provides two three-state buffers [21].
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reflects the activity of the state. Using enumerated types the detailed encoding can be selected in lower
level flows without having to change the design. This approach supports the adaption to different hardware
synthesis tools and target technologies. Obviously the next-state logic and the output logic depend on the
encoding of the state vector. If not stated otherwise one-hot encoding and local slicing are used for the
examples in this thesis.
EXAMPLE 5.7: To illustrate the FSMD design, Listing 5.2 shows a very simple sequence of MAL statements
which will be used as running example. Fig. 5.17(a) shows the schedules for the two basic blocks in the
code using ASAP. Fig. 5.17(b) presents a FSM of the entire statement block in graphical notation and as
VHDL description. The FSM is constructed using the mapping given in Fig. 5.14, whereas the false branch
is not modeled. An additional final state has been added to the FSM. The outcome of the comparison is
carried by the signal cond.
Listing 5.2: FSM Design Example
y = a + b ;
2 i f ( y > c )
y = y + 3 ;
y
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time
steps
S0
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S2
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add ADD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 y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(a) Sub-FSMs for Basic Blocks
fsm : process (cond,CS) is
begin
  case CS is
when S0 => NS <= S1;
when S1 => NS <= S2;
when S2 => NS <= S3;
when S3 =>
if cond = '1' then
NS <= S4
      else
NS <= S6;
    when S4 => NS <= S5;
when S5 => NS <= S6;
whenothers  => NS <= S6;
end case ;
end process ;
S1 S2
S4 S5
S3
[cond='1']
S6[cond='0']S0
[GO='0']
sync : process (GO, CLOCK) is
begin
if GO = '0' then
      CS <= S0 ;
      DONE <= '0' ;
else if rising_edge(CLOCK)
then
      CS <= NS ;
      if NS = S6 then
        DONE <= '1' ;
      else
        DONE <= '0' ;
      end if ;
end if ;
end if ;
end process ;
CS currentstate
NS nextstate
(b) FSM in Graphical Notation and VHDL Notation
Fig. 5.17: FSM for Design Example in Listing 5.2
Data-Path Synthesis
The goal of data-path synthesis is to realize the actions and local variables using the resource services to
which they have been mapped. In FSMD implementations additionally feedback signals must be synthe-
sized that steer the next-state logic of the FSM. In the presented approach the synthesized data-paths have
a multiplexer-based architecture. In contrast to bus-based architectures multiplexers require more routing
resources but are faster and less complex to design.
The synthesized data-paths comprise functional units, registers, and multiplexers. In accordance with com-
mon design practice these elements are instantiated implicitly, in order to support a certain level of tech-
nology independence. The detailed module selection and bit-level optimizations are delegated to lower
level design flows. Thereby also the current restriction of behavior selection, which has been described on
page 75, is circumvented. The downside of implicit instantiation is the reduced accuracy of the predicted
implementation characteristics. The explicit modeling and instantiation of data-path elements using UML
implementation components is possible as well. However, due to the inherent technology dependence and
the significant modeling effort this approach is not used for the data-paths in this thesis.
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Local variables in the design are mapped to registers, which are inferred implicitly from VHDL signals (→
Example 2.1 on page 15). For each action data-path synthesis must define the functional unit that executes
the action, the signal that carries the output of the functional unit, and the FSM state in which the execution
is started. As in C++, actions are mapped to functional units using the synthesis constraint Implemen-
tationLanguagePattern (→ Section 5.3.1). By default, functional units whose actions have been
mapped to different time steps are decoupled by registers. Direct connections are synthesized between
functional units whose actions have been scheduled to the same time step and that are data-dependent. In
VHDL this is implemented with VHDL variables. If extended operation chaining is used (→ Tab. C.3),
registers are only inferred to store data that is communicated between different basic blocks.
In multiplexer-based architectures all data-flow that depends on control-flow and resource sharing is realized
with multiplexers. Thereby multiplexers are inferred for all signals that are driven by multiple sources. The
selector signals of the multiplexers are generated by the FSM. Multiplexers realizing control-flow dependent
data-flow are fixed in the synthesized VHDL description. Due to the implicit instantiation of the data-path
elements the detailed resource sharing, and hence the insertion of additional multiplexers, is done by lower
level synthesis. On system-level the effect of resource sharing is captured during estimation (→ Algorithm
4.9).
EXAMPLE 5.8: Fig. 5.18 presents the synthesized data-path for Example 5.17 in VHDL and the RTL
schematic for the main part of the FSMD. The FSM states are one-hot encoded. The respective next-
state logic and the output logic is realized with combinational logic. The clock inputs of the registers are
connected to a single clock, which is not shown for the purpose of presentation. The RESET signal is pulsed
high for one clock cycle at the rising edge of GO. Notice, that y is only an output of the design, since it is
never read before it is written.
dp : process  (GO, CLOCK) is
begin
if GO = '0' then
y <= "000...000"; cond <= '0';
else if rising_edge( CLOCK) then
case  CS is
when S0 => y <= (a + b);
when S2 =>
cond <= conv_std_logic( y > c);
when S4 =>
y <= (y + "00...11");
when others  => null;
end case ; end if;
end if; end process ;
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(b) FSMD Schematic
Fig. 5.18: FSMD for Design Example 5.7
EXAMPLE 5.9: Listing 5.3 and Fig. 5.19 illustrate the data-path synthesis when multiple data-dependent
operations, i.e. actions, are scheduled to the same time steps. The respective functional units are connected
directly using VHDL variables. Chaining creates commonly opportunity for further optimizations. Depend-
ing on the target technology and the data type of the chained actions, lower level design flows may jointly
optimize the functional units.
Listing 5.3: Operation Sharing Design Example
1 y1 = a & b ;
y2 = y1 | (~ c ) ;
3 y3 = ~( y1 | (~ c ) ) | c ;
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(a) Scheduled Data-Path
dp : process (GO, CLOCK) is
   variable tmp0 :std_logic;
   variable tmp1 :std_logic;
   variable tmp2 :std_logic;
begin
if rising_edge(CLOCK) then
case  CS is
when S0 =>
tmp0 := (a and b);
y1 <= tmp0;
tmp1 := not c;
y2 <= (tmp0 or tmp1);
when S1 =>
tmp2 := not y2;
y3 <= (tmp2 or c);
when others  => null;
end case ;
end if;
end process ;
(b) VHDL Data-Path
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(c) Data-Path RTL Schematic
Fig. 5.19: Data-Path for Design Example 5.9
Output Driver Synthesis
Output drivers are inferred from the design for all signals representing elements of the data interface, which
are written by the modified data-paths. These elements are all attributes that are modified by a behavior and
the parameters with a direction kind other than in. Notice that the latter also includes parameter sets that
represent a MOB interface of the behavior.
The purpose of the output drivers is to decouple the behavior from the register file and to increase the
driver strength of the affected signals. Since multiple behaviors can drive the same signal in the register
file output drivers are implemented using three-state buffers. These buffers are only activated when the
respective behavior is active. The set of FSM states in which a particular output is activated is called the
set of synchronization states Ssync ⊆ S of this driver. The main cases of synchronization sets are shown in
Table 5.1. If a particular set falls into more than one group the enable signal is the conjunction of the enable
signals of the individual sets.
Tab. 5.1: Synchronization Sets
Ssync Enable Signal Description
F DONE All modified data is synchronized to the register file at the end of behavior execution.
This is the default.
S GO The driver is activated continuously. This property can be used to interface with
peripheral devices or other IP using the native protocol of these components.
S \ F signal(s) con-
trolled by the
data-path
The enable signal is generated by the data-path. For example, for the MOB signals
driven by the behavior the synchronization states are all states in which the ENABLE
signal of the bus is active. The enable of the data bus drivers is additionally qualified
with the RW signal.
A particular problem in this architecture is to avoid bus contention, i.e. different sources driving the same
signals concurrently, since this can damage the device. For each bus signal it must be ensured that always
at most one output driver driving this signal is active. Bus contention occurs when different behaviors
concurrently modify the same data. This is a race condition and a failure in the design model! Designers
must avoid such conditions by synchronizing relevant parts of the design model appropriately.
To avoid device damage even in the presence of race conditions the multiple drivers must be resolved by
the hardware. This can be done by converting three-state buffers into equivalent logic. If the enable signals
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Fig. 5.20: Three-State Conversion
are orthogonal, the conversion must ensure that the equivalent logic behaves as a multiplexer. Otherwise
an implicit resolution of the colliding signals must be performed. There are many ways this can be done.
Fig. 5.20 illustrates the most common solution, which basically is a wired-OR emulation, for a MOB data
bus. Fig. 5.20(a) shows three behaviors that can drive this bus and Fig. 5.20(b) shows the equivalent logic5.
The logic eliminates undefined values of the driven signal. The logical validity of the value of the signal
is indicated to the sink with the actual enable signal of the former three-state buffer. If some behaviors
drive the bus concurrently the result depends on the values of individual signals comprising the bus and will
therefore be logically invalid.
It is strongly recommended always to convert the three-state buffers to equivalent logic if the presence of
race conditions cannot be surely precluded. This can be done automatically by common hardware synthesis
tools. Clearly, depending on the system size, this conversion can require a large amount of logic resources.
This conversion can be done only after the design hierarchy is flattened, since it requires that all three-state
buffers driving one line being visible at the same level. An alternative solution would be to synthesize sup-
plementary synchronization logic that prevents the simultaneous activation of the individual enable signals
driving one signal.
5.5 Hardware Object Model
The hardware object model describes the hardware objects and their association to the available configura-
tion contexts. This model defines the interface between the software and hardware parts of a system. This
information is used by the RTR-Manager at run-time to dynamically create hardware objects and to load
and configure configuration contexts to the appropriate devices. For each configuration context this model
describes
• the device type for which the context is synthesized,
• the device configuration (max. clock cycle),
• the file that contains the configuration context, and
• the contained hardware objects.
The description of hardware objects comprises
• the classifier and super classifier, of which the object is an instance, and
5 Notice, that the equivalent logic always carries a value at its output, while the three-state buffer does not. The logic does not have
the same physical properties as neither a three-state buffer nor a wired-OR.
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• the mapping of the object features to addresses relative to the start of the object.
The hardware object model is synthesized by the model compiler whereas XML is used for representation.
EXAMPLE 5.10: Listing 5.4 illustrates this model for Example 5.2 on page 87. The model contains a
configuration context. The context is manifested by the bitstream file HardwareComponent.bit. This
file can be instantiated on all nodes that have the specified speed grade, package type, and model identifier.
This information is sufficient to ensure the applicability of the bitstream to the device. The required logic
clock cycle is 100MHz. The configuration context contains an instance of RemoteClass. The example
shows the description of the add-operation of this object.
Listing 5.4: Hardware Object Model Example
1 <?xml v e r s i o n =" 1 . 0 " e n c o d i n g ="UTF−8" ?>
< b i t s t r e a m C o n f i g u r a t i o n >
3 < b i t s t r e a m L i s t >
< b i t s t r e a m FileName=" / d a t a / myapp / HardwareComponent . b i t ">
5 <node SpeedGrade=" 5 " ClockCyc le =" ( 1 0 , ’ ns ’ ) "
PackageType=" FF1152 " ModelName="XC2V3000" / >
7 < h w o b j e c t L i s t >
< h w o b j e c t C l a s s i f i e r N a m e =" Data . RemoteClass " C l a s s i f i e r I d =" 0 "
9 R e l a t i v e S t a r t A d d r e s s =" 0 ">
< i n t e r f a c e >
11 < o p e r a t i o n L i s t >
< o p e r a t i o n Name=" add " R e l a t i v e S t a r t A d d r e s s =" 8 ">
13 < p a r a m e t e r L i s t >
< p a r a m e t e r Name=" e l e m e n t s " R e l a t i v e S t a r t A d d r e s s =" 12 " / >
15 < p a r a m e t e r Name=" s i z e " R e l a t i v e S t a r t A d d r e s s =" 2316 " / >
</ p a r a m e t e r L i s t >
17 </ o p e r a t i o n >
. . .
19 < b i t s t r e a m C o n f i g u r a t i o n >
6. RUN-TIME RECONFIGURATION
6.1 Hardware Abstraction Layer
6.1.1 Resource Management
The final implementation of design models comprises software executables, hardware configuration con-
texts, and the hardware object model (→ Fig. 5.1 on page 84), which together represent the application.
This implementation does not include any further specifics of the particular computer architecture on which
it is going to execute. A tight coupling of the application to the computer architecture would hamper the
execution of the application on similar environments. From the application point of view it is only important
to execute on a computer architecture that provides at least the QoS that is modeled in the target-platform
model. It should be able to benefit from hardware extensions without having to reiterate through the entire
design flow.
The decoupling of the application and computer architecture is the task of a hardware abstraction layer
(HAL). HALs enable the isolation of application and computer architecture (e.g. [254–256]). They im-
plement the management, administration, communication, and configuration of reconfigurable hardware,
configuration contexts and the objects, being executed on the reconfigurable fabric. Fig. 6.1 illustrates this
concept of a HAL for object-oriented systems.
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Fig. 6.1: Hardware Abstraction Layer for Object-Oriented Systems
The HAL shown in the figure abstracts from the specifics of the physical hardware and distribution of hard-
ware objects among the reconfigurable fabrics. Applications are not required to handle individual configu-
ration contexts and hardware devices. The relationship between hardware objects of a specific application
and configuration contexts is defined by the hardware object model.
The MOCCA environment includes a HAL, called RTR-Manager [257]. The RTR-Manager is targeted
toward object-oriented applications of network-coupled reconfigurable architectures. It is executed on the
target platform and acts as middleware between the application and the hardware objects. The applica-
tion interface supports the creation, destruction, and access of hardware objects in a virtualized hardware
environment. This environment may comprise of reconfigurable fabrics attached to the processor bus, fab-
rics connected with an internetwork, or even virtual fabrics implemented by hardware simulators. This
HAL makes the location, concurrency, and scaling of hardware objects and the target architecture transpar-
ent [258].
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Fig. 6.2 illustrates the interaction of the application and the RTR-Manager. When the RTR-Manager is
started, it is initialized with the hardware object model. The manager enumerates and configures the avail-
able reconfigurable hardware. Enumeration searches the hardware that actually exists on the target. This
allows to extend and use the target hardware after the implementation. Thereby the reconfigurable hardware
can be used if it is compatible with the hardware that has been modeled in the TPM. Notice, that the de-
ployment hierarchy allows each configuration context being bound to multiple deployment locations. This
location must be compatible to the deployment location the context was synthesized for, since configura-
tion contexts are specific to the particular device type. When enumeration and configuration is finished the
application can start working with hardware objects.
: Reconfigurable Fabricsrf
: RTR-Managerrtrm
: Applicationapp
Hardware Object Utilization
ref
enumerate()3: 
configure()4: 
1: 
initialize(Hardware Object Model)2: 
5: 
Fig. 6.2: RTR-Manager Initialization
6.1.2 Resource Broking
The HAL serves as broker for hardware objects and resources and implements the life cycle of hardware
objects and components (→ Section 5.2.1 on page 84). It schedules and binds the objects by means of their
configuration contexts to the hardware and serves them to the respective application. Since in principle
multiple applications may try to execute on the same reconfigurable hardware their concurrent requests
must be coordinated.
EXAMPLE 6.1: Fig. 6.3 illustrates the conceptual interaction between an application, the RTR-Manager,
the proxy, and the hardware object for Example 5.2 on page 87. The application requests the creation of a
hardware object from the RTR-Manager. This service in response conceptually creates the hardware object
and a respective proxy. The proxy is configured and served to the application. All communication between
the application and the hardware object is handled via the proxy. At the end of the hardware object life time
the object is destroyed.
The algorithms that are used for object creation and destruction, and the communication are discussed in
the next sections.
6.2 Dynamic Object Lifetimes and Communication
6.2.1 Object Creation
The scheduling and binding of hardware objects and configuration contexts to RFs is done dynamically,
whenever the application demands a hardware object. Algorithm 6.1 presents the algorithm for the creation
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: Hardware Objecthwo
: RTR-Managerrtrm: Applicationapp
: remoteproxy
Hardware Object Communication
ref
3: 
see Algorithm 6.12: 
see Algorithm 6.28: 
9: 
setType(0)5: 
setBaseAddress(base)4: 
createObject(0):proxy1: 
destroyObject(proxy)7: 
10: 
write<int>(base, 0)6: 
Fig. 6.3: Hardware Object Utilization
of hardware objects. Thereby, in accordance with the hardware object life cycle, the following definitions
apply:
O = {oi} ⊆ EI − the set of hardware objects, oi = 〈stateobj , type〉
stateobj − the current object state
stateobj ∈ {OBJ_UNBOUND,OBJ_BOUND,OBJ_ALLOCATED}
type− the current dynamic object type, with type ∈ C
CT = {cti} − the set of configuration contexts, cti = 〈dl, objects〉
dl − the deployment location of the context, with dl ∈ DL
objects− the contained hardware objects, with objects ⊆ O
CTI = {ctii} − the set of current configuration context instances, ctii = 〈statect, ct〉
statect − the current context instance state
statect ∈ {CT_UNBOUND,CT_BOUND,CT_ALLOCATED}
ct− the context from which the instance was created, with ct ∈ CT
first : P (X) 7→ X − returns the first element of set X
Whenever an application creates a hardware object of a specific type, the HAL searches an unallocated
object in all configuration contexts being bound to hardware resources. If so, it sets the state of the object
and the context to OBJ_ALLOCATED and CT_ALLOCATED respectively. Then the relative address of the
hardware object with respect to the start of the configuration context is converted into an absolute address in
the address space of the master. Finally, the dynamic type of the object is set in the control interface and a
proxy is returned to the application. Otherwise, the HAL tries to bind an appropriate configuration context
to hardware resources first. If no feasible hardware object exists, the algorithm returns nothing. This occurs
when all appropriate hardware objects are allocated, or no feasible configuration context can be instantiated
since all suitable deployment locations are allocated. Increased resource requirements must be addressed by
either extending the hardware or by reiterating the design flow with appropriate settings for the respective
mapping constraints.
The algorithm selects feasible configuration contexts, their instances and hardware objects using a first-fit
strategy. This strategy minimizes the negative effect of dynamic object creation on the application perfor-
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Algorithm 6.1: Hardware Object Creation - createObject(cl)
Input : Identifier of the classifier that is to be instantiated: cl ∈ CL.
Output: Returns a proxy of a hardware object of the given type, or ∅ if no such object exists.
Data : The set of deployment locations that exist on the target: DL. The set of configuration contexts
that can be bound to the deployment locations: CT . The set of configuration context instances
that have already been instantiated on a deployment location: CTI .
o← ∅, O ← {oi|oi = 〈OBJ_BOUND,C〉};
if O 6= ∅ then o← first(O);
else
foreach c ∈ specializations(C) do
o← createObject(c);
if o 6= ∅ then return o;
FDL← DL \ {dlk|dlk ∈ DL ∧ cti ∈ CT ∧ cti = 〈dlk, objects〉 ∧ ctij ∈ CTI ∧ (ctij =
〈CT_BOUND, cti〉 ∨ ctij = 〈CT_ALLOCATED, cti〉)};
if FDL = ∅ then
FDL← DL \ {dlk|dlk ∈ DL ∧ cti ∈ CT ∧ cti = 〈dlk, objects〉 ∧ ctij ∈ CTI ∧ ∨ctij =
〈CT_ALLOCATED, cti〉};
CTC ← {cti|cti ∈ CT ∧ cti = 〈dlk, objects〉 ∧ dlk ∈ FDL ∧ oj ∈ objects ∧ oj =
〈OBJ_UNBOUND,C〉};
if CTC 6= ∅ then
cti ← first(CTC), ctij ← instantiate(cti);
CTI ← CTI ∪ ctij , ctij .setState(CT_ALLOCATED);
configure(dl), configure(ctij);
o← createObject(C);
if o 6= ∅ then o.setState(OBJ_ALLOCATED);
return o;
mance. Other strategies, based on metrics such load balancing, performance criticality, and priority, are
specific to the particular application and computer architecture. Such strategies can be straightforwardly
integrated into the RTR-Manager.
6.2.2 Object Destruction
Hardware objects are destroyed on demand. Algorithm 6.2 presents the algorithm for the destruction of
hardware objects. The object state is set from OBJ_ALLOCATED to OBJ_BOUND. If the application later
on creates a new object of the same type or one of its sub-types the same object can be allocated again.
If this object was the last object of the configuration context instance in whose context it is executed, the
state of the context instance is reset to CT_BOUND. This ensures that the according deployment location is
available to execute different configuration contexts.
Algorithm 6.2: Hardware Object Destruction - destroyObject(o)
Input : Hardware object: o ∈ EI .
Output: Returns nothing.
Data : The set of configuration contexts: CT . The set of configuration context instances: CTI .
o.setState(OBJ_BOUND);
ctii ← first({ctij |ctij ∈ CTI ∧ ctij = 〈CT_ALLOCATED, ctk〉 ∧ ctk ∈ CT ∧ ct =
〈dl, objects〉 ∧ o ∈ objects});
if ∄oi : ctii = 〈CT_ALLOCATED, ctk〉 ∧ ctk ∈ CT ∧ ctk = 〈dl, objects〉 ∧ oi =
〈OBJ_ALLOCATED,C〉 ∧ oi ∈ objects then
ctii.setState(CT_BOUND);
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6.2.3 Communication with Hardware Objects
The communication between application and hardware objects is especially important in network-coupled
architectures with distributed memory. The interaction between the application and the hardware object
follows the client-server model. Since hardware objects can be executed on remote deployment locations,
the RTR-Manager may have to provide typical gateway services. If a RF is not mapped to the address
space of the host processor, the HAL must transform all communication accordingly. This can involve data
conversion, marshalling, and unmarshalling.
The employed communication protocols are encapsulated in the hardware object proxies. This makes the
physical distribution and communication of hardware objects transparent to the application.
[for i=0; i<size;i++]
loop
[until testBit == false]
loop
: Hardware Objecthwo: Applicationapp : remoteproxy
the loop performs a 
blocking execution
write<short>(8, elements, size)1: 
write<int>(2316, size)3: 
execute(4, 2)5: 
read<int>(8)8: 
write<short>(base+8+i, elements[ i ])2: 
write<int>(base+2316, size)4: 
setBit(base+4, 2)6: 
testBit(base+4, 2)7: 
read<int>(base+8)9: 
Fig. 6.4: Hardware Object Communication
EXAMPLE 6.2: Fig. 6.4 exemplifies the communication between the software and hardware objects for the
running Example 5.2. The application accesses to the hardware object are translated by the proxy into
primitive operations for read/write of data words, and the set/test of bits. These primitive operations could,
for instance, be provided by the ISA of the uP that executes the software object. This requires the RF to be
mapped into the uP’s native address space.
This approach creates opportunity for new usage models for RTR, such as distributed RTR systems and
dedicated computation servers providing RF to clients. Also, it is thinkable to integrate hardware simulators
or emulators into this framework in order to support system-level verification.
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7. EXPERIMENTAL RESULTS
7.1 MOCCA-Development Environment
7.1.1 Overview
Before the presentation of selected experimental results in the second part of this chapter the MOCCA
development environment and relevant aspects of the MOCCA compiler are presented. This environment
has been developed at the Hochschule Mittweida in cooperation with the Technische Universität Freiberg.
The goal of the MOCCA development environment is to develop algorithms and tools for the automated
implementation of object-oriented models as combined hardware and software solutions. Fig. 7.1 gives an
overview of this environment. The MOCCA compiler and the RTR-Manager, which have been developed
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Fig. 7.1: MOCCA Development Environment
in this thesis, build the core of the environment. Important principles and algorithms of the compiler and
the RTR-Manager have been presented in the previous chapters.
UML models are edited using a commercial modeling tool [259]. The output of the modeling tool is a XMI
representation of the models [260]. Models are fed into a model repository. Currently, the integration of
MOCCA with other tools being frequently used in system-level development is under development.
MOCCA reads UML models from a repository. Its flexible architecture supports the utilization of different
repositories, and thereby the integration into different environments. The project-specific parameterization
of MOCCA is provided in its execution context or via a dedicated project file. Output of the compiler are
hardware and software modules, which are exemplified in the figure with VHDL designs and C++ code. The
hardware object model is represented using XML. Additionally, MOCCA can generate synthesis scripts and
Makefiles that execute and configure lower level design flows. The compiler can automatically trigger the
execution of 3rd party tools.
The used software and hardware tool chains transform the output of the model compiler into executables and
hardware configuration contexts. These artifacts, in conjunction with the hardware object model, comprise
the platform-dependent application. Lower level design flows integrate predefined components using their
native library mechanisms. These components implement the implementation components that have been
modeled in the TPM (→ Section 3.3.4 on page 42).
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A specific component, which has been developed as part of MOCCA, but that is not discussed further in this
thesis, is the operating system abstraction layer framework (OSLF). The OSLF is a generic implementation
of common operating system services, such as a thread-mechanism and primitives for the communication
and synchronization of concurrent control flows. This framework is used to implement active classes in
UML design models in a way that is source-code portable among different operating systems.
7.1.2 Model Compiler for Reconfigurable Architectures
Features and Restrictions
MOCCA is an embodiment of the system-level design flow that has been presented in Section 3.2.2.
Thereby all principles, algorithms, and transformations that have been described in this thesis are fully
supported. The MOCCA compiler has the following important features:
• Comprehensive system-level design flow that integrates MDA, PBD, and co-design.
• Automated translation of UML design models to hardware/software implementations.
• Integration with different development environments through an extensible architecture:
– Input: Integration of user-defined parser components that interface with dedicated repositories,
support different dialects and representations of UML, and handle obstacles introduced by mod-
eling tools.
– Implementation: Integration of user-defined, implementation platform specific components for
platform mapping, estimation, synthesis, and interfacing with lower level design flows (→ Sec-
tion 3.3.4).
– Platform Mapping: Integration of user-defined components for platform mapping, that provide
application-specific implementations of the controller, breeder, and evaluator components (→
Section 4.3.1).
• Support of a large sub-set of the latest UML specification.
• Support for detailed behavior specification using the MOCCA Action Language.
• Validation of UML models according to the syntax and semantics imposed by UML and the MOCCA
Action Language.
• Portability, since MOCCA is implemented in Java.
The implementation of MOCCA was intended to be proof-of-concept of the principles and algorithms
presented in this thesis in a non-commercial, academic environment, with a very restricted time frame.
Consequently, there are restrictions and unimplemented elements.
• Initially MOCCA was developed to support the UML 1.4/1.5 specification. In the recent years, the
UML was restructured and extended significantly. This effort is embodied in the UML 2.0 specifica-
tion. At the time of writing the latest UML specification is not fully adopted into the compiler. This
mainly affects the specification of activities, actions, and state machines:
– The support of the activities and actions that have been used in this thesis is complete. Due to
the medium level of abstraction of MAL, actions for links between objects are not supported
(→ Section 3.1.2).
– Intermediate activities and behavior state machines are not supported. The hardware/software
synthesis from UML state machines is discussed in related works [208, 261]. Intermediate
activities are not supported since they are not accessible through the MAL.
• Implementation Restrictions:
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– Only behaviors that represent leaf nodes with respect to the call graph or that can be transformed
into leaf-nodes by means of inlining, can be implemented in hardware (→ Section 4.2.3).
– Exceptions triggered by hardware designs are not supported (→ Section 5.4.3). Notice, that this
is no conceptual restriction.
– The implementation of multi-dimensional arrays as hardware design is not supported. This
can be handled during platform mapping by transforming multi-dimensional arrays to one-
dimensional arrays.
Compiler Activities
Fig. 7.2 illustrates the most important activities that are performed in a typical MOCCA compilation flow
and relates them to the chapters in which they have been discussed.
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Design Platform Model
Project File
Design Model
Target Platform Model
Hardware Object Model
Software Modules
Hardware Modules
Makefiles
Synthesis Scripts
parse
bootstrap
optimize map
synthesize
validate
Chapter 3 Chapter 4 Chapter 5
Fig. 7.2: MOCCA Compilation Flow
The key principles underlying the grayed actions have been presented in this thesis. Other activities, such
as model parsing and validation, have not been discussed since they are realized similar to what is known
from compiler construction [232].
bootstrap - Bootstrapping integrates application-specific components, such as for parsing and plat-
form mapping, into the model compiler.
parse - Parsing fetches UML models from repositories and translates them into the compilers model
representation. During parsing the syntactical correctness of the model is checked.
validate - Validation checks the semantic correctness of the model representation according to the
semantics of UML and MAL.
optimize - Optimization performs the technology-independent optimizations (→ Table C.2 on page
216). Technology-dependent optimizations are triggered during platform mapping by the respective
platform-specific mappers.
map/synthesize - The process of platform mapping and synthesis (→ Chapter 4 and 5).
The following important objects/artifacts are used and produced during compilation:
Project File - Definition of the project-specific settings of the model compiler. The dynamically
linked compiler components and the individual compilation activities, that are specific to the project
but independent of the design, are parameterized.
Design Platform Model, Design Model, Target Platform Model - These models
define the employed platforms and the user design (→ Section 3.3).
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Model Representation - An in-memory representation of the UML models. The language orients
towards the UML meta-model. Linked instances of the meta-model elements represent the model
structure, which is complemented by a symbol table [229, 232].
Hardware Modules, Software Modules, Hardware Object Model - The
manifestation of the implemented hardware/software solution. The employed language and organiza-
tion depends on the particular implementation platform (→ Chapter 5). The hardware object model
is described in XML.
Synthesis Scripts, Makefiles - These artifacts are used to configure and execute lower level
design flows. The employed language and organization is specific to the particular flow.
Compiler Architecture and Implementation
As described earlier, the presented approach is backed by a flexible compiler architecture that enables the
dynamic integration of user-specific components. The relevant parts of the architecture have been described
in Sections 3.3.4 and 4.3.1. Fig. 7.3 gives an overview over the top-level of the compiler architecture.
MOCCA features a traditional compiler design, comprising of a front-end, an engine, and a back-end. All
components access the common model representation.
The translation of UML models to the compilers native model representation is the responsibility of the
front-end. Two distinct components are used for parsing models and action language specifications. This
separation allows to use the same model parser with different action languages. The current implementation
uses MAL. The compiler engine performs the optimizations and analyses. It implements the separate op-
timize activity (→ Fig. 7.2) and provides optimization services to the compiler back-end. In the back-end
the platform mapping and synthesis are performed. The ModelMapper and ModelGenerator compo-
nents implement the common algorithms for platform mapping and synthesis. Moreover, both components
manage the implementation platform specific components. The ModelMapper can be replaced by a user-
defined component. The figure shows a particular configuration of MOCCA using a VHDL and a C++
implementation platform.
Back-End
Front-End
Engine
<<component>>
Model 
Mapper
<<component>>
Model 
Generator
<<NodeMapper>>
MOCCA C++
Mapper
<<NodeMapper>>
MOCCA VHDL 
Mapper
<<NodeGenerator>>
MOCCA VHDL 
Generator
<<NodeGenerator>>
MOCCA C++
Generator
<<component>>
Model
Representation
<<component>>
MAL Parser
<<component>>
Model Parser NodeGenerator
<<subsystem>>
Optimization
<<control>>
MOCCA
Compiler
ModelMapper
NodeMapperModelParser
<<use>>
<<use>>
<<use>>
ModelGenerator
Fig. 7.3: MOCCA Compiler Architecture
Although the implementation of the model compiler required a major part of the overall project effort, it
is not discussed in this thesis for two reasons. First, the implementation is not mandatory to the approach
and does not improve the comprehensibility. Second, a meaningful discussion would exceed the scope and
length restrictions of this thesis by far (at the time of writing the model compiler comprises approximately
145000 lines of Java code, organized in 59 packages, and 637 classes). Implementation-specific details of
this tool and its usage can be found on the MOCCA co-development platform [216].
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7.2 Boolean Neural Networks
7.2.1 Problem Description
To evaluate the presented approach to system-level design a data structure for the representation of Boolean
functions, called Boolean neural network (BNN), is used. Common applications of BNNs are classification,
data mining, and Boolean optimizations. BNNs are a special type of artificial neural network consisting of
Boolean neurons (BNs), which, in contrast to conventional neural networks, operate exclusively on Boolean
values. The structure of this type of network is similar to traditional artificial neural networks. The activation
function of each BN, however, is a Boolean function [262]. A Boolean neuron is defined as follows:
y = fB(xB , wB),y, fB ∈ {0, 1} − Output and activation function of the neuron
xB = {x1, x2, ..., xNx}, xi ∈ {0, 1} − Input vector of the neuron
wB = {w1, w2, ..., wNx}, wi ∈ {0, 1} −Weight vector of the neuron
(7.1)
The type of BNN being considered in the thesis is a 3-layer feed forward neural network. The activation
functions and neurons are determined during a learning process which is done prior to system design.
Traditionally, artificial neural networks are implemented using microprocessors. Because of the sequential
execution paradigm of microprocessors and the common lack of native bit type support, such implementa-
tions are often sub-optimal in terms of both, execution time and allocated memory. To improve efficiency,
in the recent past FPGA implementations of artificial neural networks have been proposed. Known imple-
mentations require between 22 and 784 CLBs per neuron [262–267]. This diversity is mostly due to the
different feature sets in terms of supported activation functions (e.g. Boolean, integer, real domain), the
implementation of these functions, and on-chip training support.
In order to get space efficient implementations of BNN using FPGAs Kohut and Steinbach proposed to adapt
the structure of the network to the implementation technology. A BN can be mapped to a LUT one-to-one,
if the number of inputs of the neuron is at most the number of inputs n of the LUT (typ. 3 ≤ n ≤ 5). The
interconnection network can then be mapped directly to respective routing resources. Such a network can
be derived from an arbitrary BNN by a decomposition of the yi ∈ y into simpler Boolean functions having
at most n inputs [262]. Clearly, this approach allows for the optimal implementation of a respectively
structured network. On-chip training is not directly supported but might be implemented using partial
reconfiguration.
Applications of BNNs may be implemented as hardware/software systems employing a run-time recon-
figurable architecture. The actual neural network is implemented with logic resources, while the software
component reconfigures the FPGA with the BNN, communicates the input vectors to the BNN, and returns
the respective output vectors. In the following, a very small BNN application is used in order to study
MOCCA and the implications of distributed computation on the target platform that is being used for all
examples in this thesis.
7.2.2 Experiments
EXAMPLE 7.1: Fig. 7.4(a) shows the structure of the example BNN. Each neuron in the hidden layer has
an activation function which is different from the activation functions of the other neurons in this layer. This
function depends on a sub-set of the input variables, while the functions of the BN in the output layer only
depend on the neurons of the hidden layer. The activation functions are given in Eq. 7.2-7.6. An UML design
model of a system using the BNN is shown in Fig. 7.4(b). The system comprises two classes Main and Bnn.
The trained network is defined in the calculate(...) operation of Bnn. For simplicity, instances of
class Main create instances of Bnn, compute the input vectors, synchronously call calculate(...),
and read back the respective output vectors.
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Fig. 7.4: Design and Structure of BNN Example
k1 = x0 ∧ x2 ∨ x0 ∧ x1 ∧ x2 ∨ x0 ∧ x1 ∧ x2 k2 = x0 ∧ x1 ∧ x2 k3 = x0 ∧ x1 (7.2)
k4 = x0 ∧ x1 ∧ x2 ∨ x0 ∧ x2 y0 = k1 y1 = k1 ∨ k2 (7.3)
y2 = k3 ∨ k4 y3 = k1 ∨ k3 y4 = k2 ∨ k4 (7.4)
y5 = k1 ∨ k4 y6 = k1 ∨ k2 ∨ k3 y7 = k2 ∨ k3 (7.5)
y8 = k2 ∨ k3 ∨ k4 y9 = k4 (7.6)
The BNN design in Fig. 7.4(b) serves as a template; depending on the particular design there may be
additional attributes, parameters, and operations. To evaluate different modeling styles, platform mapping,
and synthesis 15 different design models (BNN0..BNN14) of this BNN have been created. Each of the
BNN designs is implemented at 10 levels of optimization (L0..L9). This approach is taken to evaluate the
effectiveness and efficiency of the optimizations and the compilation flow. The designs and optimization
levels are described in detail in Section D.2.1 on page 220. For each design model two deployment models
have been created that fix the deployment of Bnn to device h0 (uP) or h1 (FPGA).
All designs are implemented with MOCCA using a target platform comprising a C/C++ implementation
platform, a VHDL implementation platform, and a standard PC-based deployment platform. The according
platform models are described in Section B.2 on page 189, Section B.3 on page 195, and Section B.4
on page 213 respectively. The overhead that is introduced by the run-time reconfiguration, the remote
communication, and the RTR-Manager is summarized in Section D.1.
The QoS-characteristics of the target platform were derived from the data sheets of the Pentium 4 micropro-
cessor and the Virtex-II FPGA [21, 268]. Throughput and latency measures were carried out for operations
that require additional software support, such as the creation/destruction of objects and arrays, data transfers
to peripherals, and FPGA reconfiguration. The QoS-characteristics of types and operations implemented
using the FPGA according test designs are synthesized and mapped to the device.
The experimental results for the FPGA implementation can be found in Section D.2.2. Tab. D.4 and D.5
list the measured latencies for communication and execution of the BNNs on the FPGA1. Tab. D.6 and
Tab. D.52-D.66 contain the latency and area estimates of MOCCA. The implementation characteristics of
all designs are given in Tab. D.7-D.8. The respective compilation times are presented in D.67. Software
implementation results are given in Section D.2.3. Like for the FPGA implementation, Tab. D.68 and D.69
show the measured latencies. The average software compilation times for the investigated designs are given
in Tab. D.70.
1 Zero values in these tables indicate that the respective operation is not performed by the design.
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7.2.3 Evaluation
Hardware Implementation of the BNNs
In the first experiment all designs are manually partitioned to the reconfigurable logic h1 while the class
Main is associated to the microprocessor h0. The operating frequencies are 100 MHz and 2.4 GHz respec-
tively. The PCI-bus that connects both processing elements works at 33 MHz. Fig. 7.5 depicts the latencies
of the BNN designs that have been compiled at the highest level of optimization (L9). The shown latencies
are those perceptible by the software2. The execution time
texec = texec,init_x + texec,calculate + texec,get_y (7.7)
is the total of all execution times of all invoked operations, including the communication effort for triggering
and testing the GO/DONE signals. The communication time
tcomm = twrite,xB + tread,y (7.8)
denotes the timely effort to transfer the input and output vectors to and from the network. As Tab. D.6 on
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Fig. 7.5: Latencies of the BNN FPGA Implementations
page 227 shows, the execution time th1exec,calculate that is required by the reconfigurable logic to compute the
network is far less than the execution time that is perceived by the software part3, i.e. th1exec,calculate ≪ texec.
The total effort is dominated by the communication overhead. This is particularly critical for all designs that
use sequences of single element transfers, which is because some effort is spent in the proxies for address
computation. Since the base address of the accessed item in the respective hardware object is computed only
once block transfers can amortize this overhead. Most of all, as can be seen in Tab. D.3 on page 220, the
latency of the transfers on the PCI-bus is significant in comparison to the performance of the microprocessor.
The use of direct memory access (DMA) to accelerate block transfers is not feasible for this small amount
of data. Designs BNN1 and BNN9 encode the input and output vector in the bits of an 32 Bit integer word.
While BNN9 performs the extraction and the packing of the vectors in the calculate(...) operation,
BNN1 uses two additional operations init_x(...) and get_y(...). Since the invocation of these
operations evokes additional communication overhead BNN1 is nearly two times slower than BNN9.
The actual hardware execution times of the calculate(...) operations are shown in Tab. D.6 on page
227. Thereby the minimum execution time is 50 ns. This is optimal for the given functionality and an
2-input technology library, as defined by the implementation platform model since the logic depth is seven
and on the employed FPGA each LUT has 6.14 ns latency, that is ⌈7 · 6.14ns⌉ = 50ns. If a technology
library with more inputs is used, such as provided by 4-input LUTs in FPGAs, the logic depth can be further
reduced. Notice, that the timing is controlled by the FSM however, which is not effected by the technology
mapping of the data path elements.
Fig. 7.6 illustrates the area characteristics of the component that is realized by the class Bnn at the highest
level of optimization. The meaning of the values is given in Eq. 7.9. Those designs that use embedded
2 To improve accuracy in comparison to conventional software timers the time stamp counter of the IA-32 microprocessor archi-
tecture was used for latency measurement [268]. This counter is incremented each cycle of the internal microprocessor clock.
3 th1
exec,calculate
was measured directly on the reconfigurable logic using an integrated logic analyzer.
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Fig. 7.6: FPGA Area Characteristics of Component of BNNs (L9)
memory blocks for the implementation of arrays allocate the most chip area. Designs with less FSM states
require the fewer resources for their implementation. In the considered designs the number of states can be
used as complexity measure. The designs with more states contain loops or conditionals which make the
next state logic more complex.
#FSM states− Sum of states of all FSMs in the design element
A− Synthesized area in gate equivalents
#FF− Sum of flip flops in the design element
#LUT− Sum of LUTs in the design element
(7.9)
At the highest level of optimization the most calculate(...) operations have equivalent implementa-
tions, which is reflected in the implementation characteristics (→ Fig. 7.7). This implementation is optimal,
because only thirteen 4-input LUTs are allocated. One lookup table implements the next-state logic while
the other LUTs implement the BNs. Notice, that no LUTs are required to implement y0 and y9 because
they are just copies of the k-functions k1 and k4 respectively. Apart from BNN0 and BNN3, the allocated
resources correlate with the resources at the component level. BNN0 and BNN3 are different since they
perform the extraction and packing of the input and output vectors in separate operations.
Fig. 7.7: FPGA Area Characteristics of calculate(...) of BNNs (L9)
A representative example of the degree of optimization that MOCCA is able to perform is illustrated in Fig.
7.8. The number of FSM states is reduced from 347 to 34, which translates to an area decrement of 77%
(→ Tab. D.32 on page 236). Thereby loop invariant code motion causes the most significant drop in the
complexity. All computations and array accesses that are computed within the loop are moved before the
loop. This creates further optimization opportunity, e.g. for common sub-expression elimination, because
the computations of the BNs can be optimized together. Moreover, this optimization simplifies the design
such that each array element is accessed at most once. Tab. D.7-D.51 show that operation chaining and
pruning frequently cause a significant increase of the maximum operation frequency of the design.
Aggressive optimizations must not require unacceptably long compilation times. The average compilation
times of MOCCA are given in Fig. 7.9. Thereby the following semantics hold:
topt − Optimization time
tmap − Platform mapping time
tsyn − Synthesis time
tsum − Total compilation time
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Fig. 7.8: FPGA Area Characteristics of calculate(...) of BNN8
Fig. 7.9: Average MOCCA Compilation Times for FPGA Implementation of BNNs
The compilation time depends on the complexity of the design of course. Experience with other designs
shows, that typical compilation times are less than five minutes4. This encourages incremental and iterative
system development.
Tab. D.6 and Tab. D.52-D.66 list the timing and area estimates respectively, that are computed by the
algorithms presented in Section 4.4.2. For the timing estimates the value tˆh1exec,calculate represents an es-
timate of the execution time of the calculate(...) operation on node h1. The average percentage
estimation error terr is approximately 8% which is reasonably accurate. In most cases the execution time
is estimated accurately even for behaviors with complex control flow. The outliers of the estimates regard
designs which are dominated by loops. Notice, that in designs whose control flow depends on the input data
timing estimates can be arbitrary worse than the presented values, because input data can not be factored in
by principle. In this case execution profiles are recommended (→ Section 4.4 on page 77).
As can be seen in Tab. D.52-D.66 on pages 243-247, the FPGA area estimation performs slightly worse.
The percentage error Aerr of the estimator Aˆ is in the range of 5% to 117%, whereas the mean error Aerr ≈
21%. In literature, approaches can be found that perform better (typ. 2%..20%), however, they are either
restricted to individual behaviors or they operate directly on the hardware description [116, 117, 121, 269].
The reasons for the estimation error can be found in the greedy resource allocation performed by MOCCAs
VHDL back-end and principal limitations of system-level estimation. Most important is the fact that the
optimizations being performed by lower level design flows are impossible to predict by principle [117].
Software Implementation of the BNNs
The BNN designs BNN0..BNN14 were implemented at the levels of optimization L0..L9 using a C/C++
software implementation platform. It is important to emphasize, that no changes were made to the UML
design model! The timing of the synthesized implementations is presented in Fig. 7.10 (→ Tab. D.68
and D.69). As in the previous setup, the execution and communication latencies that are perceptible by the
4 The peak shown in the diagram is due to the scheduling of the exceptionally large number of actions in the calculate(...)
operation.
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object that uses an instance of Bnn are measured. Thus, texec commonly includes some communication
effort, e.g. for the transfer of parameters. Because just references or integer values are transferred this
latency is neglectable. The latency tcomm denotes all communication effort that is evoked by all variable
assignments that have been modeled explicitly.
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Fig. 7.10: Latencies of the BNN Software Implementations (L9)
If all communication effort is respected, the slowest software execution time is approximately five times
faster than the fastest FPGA implementation (BNN9). On the other hand, if the mere execution times of
the microprocessor are compared to the reconfigurable logic, as depicted in Fig. 7.11, the proportions get
more diverse. The significantly higher operating frequency and the employed number of transistors of the
microprocessor do not translate into an equivalent speedup.
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Fig. 7.11: Execution Latencies of calculate(...) (L9)
Although the most implementations of the considered operation are equivalent, such as on the reconfigurable
logic, there is a significant variance in the execution times. This is due to side effects introduced by caching,
dynamic branch prediction, and concurrently executing programs.
Fig. 7.12 illustrates the average software compilation times of MOCCA. Software compilation is nearly six
times faster than hardware synthesis (→ Tab. D.70).
As already discussed in Section 4.4.2, the estimation of software implementation characteristics is not
considered in this thesis.
For the purpose of presentation the given example is small. Tests with significantly more complex logic
designs and BNNs with up to 22 logic levels showed similar results however. Although this is rather
counterintuitive at a first glance this behavior is a property of this particular computer system. It illustrates
impressively that platform mapping is a system-level decision which must be supported by the employed
approaches and tools. For this it is of high importance, that different implementations can be generated
rapidly without having to change the system design. If different implementations still do not meet the
non-functional requirements changes in the design or the platform become necessary.
The example shows the importance of communication to platform mapping. In order to increase system
performance, objects must be partitioned among the processing elements such that the communication effort
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Fig. 7.12: Average MOCCA Compilation Times for Software Implementation of BNNs
between objects that are executed by different processing elements is minimized. This becomes particularly
important if the communication latency is high in comparison to the computation latency. Consequently,
the number of associations between classes that realize components being deployed on different nodes must
be minimized. This problem can also be tackled in system design. Designers should keep all frequently
accessed data local to the accessing objects. Further, the number of methods that must be accessed by
remote objects but do not perform a reasonable amount of work should be kept to a minimum.
Computer architectures that are more suitable for reconfigurable computing are required. In particular, the
loose coupling between the microprocessor and the reconfigurable logic and the high communication la-
tency are a problem. Suggestions for a computer architecture that better supports reconfigurable computing
are made in Chapter 8 as part of the conclusions.
7.3 Online Compression of Audio Streams
7.3.1 Problem Description
The topic of the second project5 is the multi-channel streaming of high-quality digital audio informa-
tion [270]. Thereby the audio data (16..24 Bits/sample, 44..192 kHz sample rate, 10..24 channels, lossless
encoding) is distributed from a dedicated audio server to multiple audio clients over existing LAN infras-
tructure using the TCP/IP protocol family. Auxiliary traffic is explicitly allowed. The envisaged application
domains are professional audio installations of buildings, theatres, concerts, and universities. In contrast
to traditional solutions, the analog distribution of the audio data and the cabling effort is avoided, which
reduces cost and increases flexibility. To cut cost, the server is built from standard PC components and the
clients are realized as resource restricted embedded system using an embedded microprocessor.
Audio Server and Clients Functionality
Fig. 7.13 shows the functionality performed by the participating components. The server reads the input
from audio sources, like files or sound cards (INPUT). Each input channel is optionally compressed in order
to save network bandwidth (ENCODE). On the compressed data additional measures for the handling of
packet loss are applied (INTERLEAVING and ERROR HANDLING). Finally, the data is transmitted over the
network (NET). The system control and the synchronization of the audio system is realized in the function
blocks CTRL and SYNC respectively. The clients must reverse all error handling and compression performed
by the server. The final output of the data is performed by the function block PLAY.
Linear Predictive Audio Compression and Decompression
One challenge of this setup is the online compression and decompression of multiple audio streams (EN-
CODE, DECODE). Common algorithms for this problem are AudioPaK, free lossless audio codec (FLAC),
5 The project was executed in cooperation with an industrial partner and was funded by the Federal Ministry of Education and
Research, Germany (FKZ 0314731B).
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Fig. 7.13: Functionality of the Audio Server and Audio Clients
and Shorten [271–273]. These algorithms use linear predictive coding to model the digital waveform.
Linear prediction exploits the property of audio data that consecutive samples are typically correlated. The
predicted waveform xˆ(t) is modeled as a linear combination of p previous samples:
xˆ(t) =
p∑
i=1
aix(t− i)
xˆ(t)− Predicted waveform x(t)− Original waveform t− Number of sample
p− Number of previous samples ai − Prediction coefficients
Then, the transmitted waveform is the residual signal of the predicted waveform and the original waveform:
e(t) = x(t)− xˆ(t)
xˆ(t)− Predictor waveform x(t)− Original waveform e(t)− Transmitted waveform
High quality predictors decorrelate the waveform and thereby reduce its frequency spectrum. The problem
is the optimal setting of the prediction coefficients ai, because this setting depends on the waveform itself
and varies over the time. Thus, frequently a fixed set of coefficients, called predictor, is used to predict
reasonable sequences of samples, called frames or blocks. Commonly, a restricted form of linear prediction
is used that selects the predictor from a set of predefined polynomial predictors of order p [271], whereas
the following predictors xˆ0..xˆ3 are used6:
xˆ0(t) = 0 xˆ1(t) = x(t− 1)
xˆ2(t) = 2x(t− 1)− x(t− 2) xˆ3(t) = 3x(t− 1)− 3x(t− 2) + x(t− 3)
During intra-channel decorrelation the predictor is chosen which minimizes the total of the absolute values
of the residuals in the block. The residual signal is encoded by a variable number of bits per sample using
Golomb codes [274]. Golomb codes are optimal for positive integer values with an exponentially decaying
probability distribution.
While these algorithms provide relatively high compression ratios7 they are not very efficient in terms of
computation. First, compression handles each sample twice (intra-channel decorrelation and encoding).
Further, the Golomb encoding requires many operations on single bits whose execution is expensive on
microprocessors. Due to the large number of concurrent channels this is critical for the audio server. The
clients are affected as well, due to the performance restrictions of the employed hardware. Consequently,
6 When fixed predictors are used with FLAC, the algorithm defines the additional predictor xˆ4(t) = 4x(t − 1) − 6x(t − 2) +
4x(t− 3)− x(t− 4) [273].
7 The compression ratio of these algorithms is approximately 0.53..0.55 [273]. However, this value depends on the encoded material
and the detailed settings of the algorithm.
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both hardware architecture were augmented by reconfigurable logic8. For the design of the respective
algorithms of this sub-part of the system the presented approach was used. For the purpose of this thesis the
experimental results of the server are presented.
7.3.2 Experiments
A design model was developed for the compression in the server. The development of the other function
blocks was considered but not done due to the early state of MOCCA at that time. AudioPaK and FLAC
have been chosen for encoding, because these algorithms offer a good compression ratio.
EXAMPLE 7.2: Fig. 7.14 outlines the design of the audio server. The encoding algorithm is performed by
the operation encode(), which is implemented by the classes FLACEncoder and AudioPaKEncoder.
To make the system extensible by other algorithms using linear predictive encoding/decoding or Golomb
codes the respective functionality and interfaces are decomposed into two abstract classes GolombEnco-
der and LPEncoder. The class Main instantiates one or more encoder objects and invokes their en-
coding operation. The previous examples suggested that the workload put on the reconfigurable logic must
outweigh the communication overhead. Further, potential concurrency should be exploited as often as
possible. Thus, the logic performs the intra-channel decorrelation and encoding of entire audio frames
asynchronously to the microprocessor. Details of the design can be found in Section D.3.1 on page 252.
<<auxiliary>>
GolombEncoder
...
<<auxiliary>>
LPEncoder
+encode() : void
...
<<auxiliary>>
AudioPaKEncoder
+encode() : void
...
<<auxiliary>>
FLACEncoder
+encode() : void
...
<<focus>>
Main
+main() : int
...
encode_samples
+ctrl0..1
+encode
0..*
Fig. 7.14: Design Model of the Audio Server
As target platform for the for the server the same platform as in the previous example was used (→ Section
B.2 on page 189, Section B.3 on page 195, and Section B.4 on page 213).
As the BNN example suggested, the design was implemented at the highest level of optimization. The
partitioning of the functional components is implicit by design, because C/C++ has no meaningful and
portable native support for bit-arrays9. The encoder was tested at its maximum operation frequency (45
MHz) using different frames.
8 The clients have been implemented using a hardware architecture which augmented a Leon-3 RISC processor by a Spartan-3
FPGA, both running at 33 MHz [20, 275, 276]. Similarly to the server, the decoding (DECODE) was implemented in the FPGA
while the microprocessor performed the other function blocks in Fig. 7.13(b).
9 Some C compilers support single bit operations and bit-arrays natively, however, the according code is not portable among
different compilers.
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7.3.3 Evaluation
Fig. 7.15 shows the timing of the server implementation (→ Tab. D.71, D.72). The latencies depend linearly
on the number of samples. The meaning of the values is as follows:
tread − Time for reading the encoded output.
texec − Encoding time
twrite − Time for writing the output to be encoded
tcomm = tread + twrite tsum = tcomm + texec
(7.11)
The overall time taken for the largest frame adds up to approximately 2.3 ms, which, in theory, allows the
encoding of about 435 frames per second. Since a respective 96 kHz mono audio stream comprises nearly
84 frames per second about five streams can be encoded using the same object.
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Fig. 7.15: Latencies of the Audio Server
Practically, there is overhead for the execution of the other functions performed by the server. However,
the main processor of the system can work concurrently to the reconfigurable hardware. Further, if DMA
is used, the negative side effect of the communication can be reduced to almost zero. The employed FPGA
allows for the instantiation of up to nine encoder objects (→ Tab. D.73). Thus, either multiple encoders
can be used in parallel or a smaller device can be selected in order to reduce cost. The FSMD of the
encoder has 91 states. This implementation allocates about 50% of the resources of our previously presented
designs [277]. This is caused by improvements in the algorithm design and the model compiler.
The percentage area estimation error of this design is -7%. However, this value indicates that the employed
estimator can not be used for worst-case estimation. Since the run-time of the algorithm depends on the
frame size, the according timing estimates are inappropriate for reasons explained earlier.
7.4 Modeling of Graphical User Interfaces
7.4.1 Problem Description
The flexible, platform-independent modeling of graphical user interfaces (GUIs) has been a permanent
problem in system-level design. Apart from common applications of desktop computers an increasing
number of embedded devices, such as organizers, cellular telephones, and vehicles, contain such interfaces.
More often than not, user interfaces are constructed from specialized GUI libraries that define the basic
appearance and behavior of the dialog elements. Unfortunately, these libraries are incompatible to each
other, which makes porting of a modeled interface among different libraries a very costly and lengthy task.
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7.4.2 Experiments
Thus, a sub-project of MOCCA investigated whether the platform-based, model-driven development ap-
proach that has been presented in this thesis, offers solutions to this problem. The respective approach and
the experimental results are just summarized here, a detailed discussion can be found in [278]. The basic
observation was that the different GUI libraries are basically specialized implementation platforms. The
idea was then to abstract from particular libraries and create a design platform that provides fundamen-
tal elements for dialog modeling. Then each application and its GUI is defined in terms of this abstract
design platform, rather than a specialized library. Implementations for a particular library are generated
automatically by using the according implementation platform.
This ambitious approach was evaluated using two reasonably complex application designs - a dialog man-
ager and an address book. Further, a dedicated design platform was modeled, containing primitive types, i.e.
the core types shown in Section B.1, and abstract types for modeling dialog elements, such as labels, buttons,
events, and containers. For the GUI libraries Java Swing, which is a native part of the Java class libraries,
and services for nomadic workers (SNOW)-web implementation platform models were created [279]. A
standard desktop PC was used as experimental platform.
7.4.3 Evaluation
The automatic transformations of the applications to the Swing Framework was quite unproblematic. For
the SNOW platform the implementation was not successful however. The current direct mapping between
platform models requires the participating models not only to have an equivalent functionality, but also to
share a similar principal structure. SNOW-web employs a hybrid approach for the description of dialog
elements using Java and XML, whereas XML is used to serialize dialog elements as strings.
This is no conceptual problem of the presented approach however. It can be solved straightforwardly by
using an appropriate implementation platform. First of all, the generation of XML is not supported by the
current version of MOCCA. Second, the experiment also showed that MOCCA can be extended by the
required compiler components for mapping and generation. It was suggested to create a dedicated back-
end for SNOW, which is accompanied by a implementation-platform profile specialized to this platform.
In general, similar solutions are feasible for all implementation-platforms that use a mix of languages or
different dialects of the same language.
A second conclusion of this project regards modeling. In this experiment the user interface had to be
modeled using UML and MAL. The instantiation, configuration, and associations of all used dialog ele-
ments had to be done explicitly. Graphical GUI development is most appropriate and state-of-the-art. Thus,
MOCCA should be accompanied by a graphical interface modeling tool that generates the according design
model. The explicitly defined UML models for platforms and designs provide the appropriate means to
decouple the modeling tool from the compiler.
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8. CONCLUSIONS
This thesis discussed the modeling, platform mapping, synthesis, and execution of object-oriented system-
level models. The presented work creates novel, interesting methodological opportunities for the system-
level development of hardware/software systems. In the following, the contributed work in these fields is
concluded and directions for future research are discussed.
Modeling
During modeling, a system is decomposed into the application specific logic and the platforms being used
for its design, implementation, and deployment. Both, the application and the platform, are defined using
models. The application specific models define different perspectives on the functionality that solves a
particular problem. Platforms provide the foundation to define such perspectives. UML and MAL are
used for the complete and precise modeling of applications. Thereby the modeling of generic designs that
are independent from particular implementation platforms is encouraged. This enables the straightforward
generation of different implementations from the same design.
UML 2.0 and object-orientation proved to be appropriate means for system-level modeling of hardware/-
software systems. It has been shown that UML already contains all important concepts and constructs
being demanded by a system-level modeling language. Necessary extensions can be defined using the na-
tive extension mechanisms. There is only few need, if any, to enrich the core language through meta-model
extensions. In fact, this should be considered the last alternative since such extensions hamper portability,
comprehensibility, and standardization.
In this thesis, the adaption of the object paradigm to system-level design is emphasized. This paradigm
is suitable to a wide range of applications and helps managing design complexity and comprehensibility.
On the other hand, message-based communication can occasionally be a performance and conceptual bot-
tleneck. Future extensions may overcome this by providing additional communication paradigms such as
streaming1.
Similar considerations apply for the definition of computations using the imperative paradigm. Future
extensions should support the full set of UML activities, as well as the other behavior modeling facilities.
Further, declarative modeling such as OCL inclusions should be investigated. Thereby the embedding of
at least the standardized constructs for behavior modeling into each other should be supported. This would
enable users to choose the behavior modeling facility that is most appropriate to the particular problem.
Adding behavior modeling facilities should be accompanied by the development of respective support for
platform mapping and synthesis [208, 261].
Platform Mapping
The novel type of system-level modeling necessitated the development of according approaches to imple-
mentation. The implementation process is decomposed into two separate activities called platform mapping
and synthesis. Platform mapping is the transformation of an application-specific design model into func-
tionally equivalent models for implementation and deployment. All models are defined in terms of the
respective platforms. For this, well-defined transformations are applied to the design and each implemented
model element is associated with the resource services being required for its implementation.
1 As of UML 2.0 activities allow for the modeling of data flow and buffers with FIFO semantics.
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To account for the model hierarchy, a novel, multi-granular mapping algorithm and a data-structure called
mapping graph have been presented. This approach treats model elements with different semantics uni-
formly and thereby simplifies its integration with different algorithms for design space exploration. Multi-
ple platforms for implementation and deployment are supported by separating the platform-specific parts of
the algorithm from the common parts. Thereby the design of mapping algorithms is simplified; respective
algorithms known from literature can be integrated in a straightforward manner. The algorithm takes as
input partial mappings or completely unmapped designs. The output is an implementation model and a
deployment model.
The principal approach and the employed transformations proved successful to create high quality imple-
mentations of application designs. The respective design space is defined by the principal system archi-
tecture and the architecture defined by the platforms. Lower level design flows often further improve the
implementations. This aggravates system-level estimation of implementation characteristics. Because these
characteristics steer platform mapping and automated partitioning better approaches must be developed that
consider the aforementioned observations.
The presented estimation approach for area and time of FPGA implementations are reasonably accurate
for the system-level. For software implementations the computation of reliable performance estimates is of
high importance, because this information is required for automatic partitioning! Estimation must regard
effects introduced by the micro-architecture and the lower level designs flows. However, this is by principle
impossible to model accurately. Successful directions may be found in the field of machine learning, which
has recently been applied to logic estimation [269].
The experiments performed for the flexible and portable modeling of GUIs suggested to define further
transformations that allow for more ambitious mappings between platforms [278]. The current approach
employs one-to-one mappings, which are too limited for this purpose due of the large differences between
the GUI libraries. Experience showed, however, that the existing compiler infrastructure and the underlying
approach allow for the straightforward integration of such specializations.
There is still much unused optimization potential that should be used to improve design quality and extend
the design space being explored. A wide range of known optimizations will likely improve implementation
quality, such as Boolean simplifications and speculative versions of the optimizations currently being sup-
ported [159, 229]. Another important extension will be the opportunity to select among different behaviors
of the same operation (→ Section 4.3.4).
Synthesis
The full synthesis of the core features of object-orientation - inheritance, polymorphism, data abstraction,
and encapsulation - encourages their usage in system design. For software the implementation of these
features has been available for many years. This thesis has demonstrated their effective implementation
using logic resources. The presented work has shown how complete UML design models can be synthesized
automatically into optimal hardware/software implementations. The presented work is the first solution to
this problem.
The synthesis approach and the underlying architecture proved appropriate for the envisaged application
domains. Other architectures are imaginable and should be investigated in the future. For instance, related
research observed that in presence of appropriate library primitives control flow can be transformed into
equivalent data flow [27, 33, 76, 237], which can reveal new optimization opportunity. Application-specific
or even object-specific instruction set processors are another option, which may offer high performance at
low area cost per instruction in combination with the possibility of recurrent execution.
Run-Time Reconfiguration
Applications of run-time reconfigurable architectures require run-time management of configurations and
objects. An optimized life cycle for these entities, the grouping of multiple objects into the same con-
figuration, optimized algorithms for dynamic selection of configurations and objects, and the support of
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inheritance help in reducing the reconfiguration overhead. The utilization of a HAL and proxies makes im-
plementations relatively independent of the physical hardware architecture, because architecture specifics
can be encapsulated by the proxies.
Run-Time Reconfigurable Architectures
In the recent years, different run-time reconfigurable architectures have become available at affordable cost.
These computer architectures can be an efficient means for the implementation of high-performance systems
in various application domains. In conjunction with appropriate development approaches and tools, these
architectures can also reduce the design complexity, because the most suitable design style can be chosen
for the formulation of a problem into a design.
The selection or development of a hardware architecture that is most appropriate to a problem is a per-
manent challenge in system development. System architects must consider both, economical and techno-
logical implications of a particular architecture. This thesis focused on the application development for
network-coupled architectures, because they are arguably the most common type of reconfigurable hard-
ware architecture. In contrast to data-path coupled architectures, network-coupling introduces significant
communication overhead, which can dominate the overall computation time.
As the experimental results have shown, this problem can be tackled in the system design. But also better
hardware architectures and usage models should be discussed. In particular, for high-performance appli-
cations the reconfigurable fabric must be integrated tightly with the microprocessor. Thereby the amount
and type of work that is performed by the RF and the required flexibility must determine the coupling. To
accomplish different requirements, a hierarchy of reconfigurable fabrics, similar to the memory hierarchy
of modern computer architectures, is imaginable. Few but fast reconfigurable resources with high commu-
nication bandwidth are integrated directly with the microprocessor. They are complemented by slower, but
large and cheap remote resources. According to the computational requirements of the application the tasks
being performed by the system may migrate dynamically in the hierarchy.
Methodology
The presented approach meets the overall goals that have been defined in Chapter 1. Object-oriented system-
level development reduces design complexity, because it supports abstraction, decomposition, and reuse.
The high degree of automation encourages the exploration of different designs at system-level. Relatively
low compilation times enable the incremental and iterative development of systems or system components.
This system-in-the-loop approach offers major advantages over traditional development flows. Still, the
approach closely aligns with the common process models. Future work shall investigate the problem of
defining and selecting platforms that provide the proper abstractions being useful for the envisaged domains,
yet allowing for optimal and efficient implementations.
The opportunity to synthesize different yet efficient implementations from the same design model offers an
efficient means of system prototyping. Application development and functional tests can start very early
using a software implementation platform. When the hardware becomes available the functionality can be
partitioned respectively. This allows for an early evaluation of the hardware and can be used to identify
bottlenecks in the system design. Also, the porting of the application to another hardware platform is
supported. Respective target platform models can commonly be derived from existing models, because
often just the QoS-characteristics and the implementation of the defined proxies must be adapted.
The necessity of system-level development and the strength of the proposed system-level approach is sub-
stantiated by the presented experimental results. Although the particular BNN in Section 7.2 turned out to
be implemented best using the microprocessor on the employed hardware platform, this information has
become available swiftly. This is indeed a tremendous progress in comparison to previous approaches since
it enables seeking for the optimal system architecture at affordable cost and time.
Due to the focus of this work to hardware/software codesign the level of abstraction of the majority of
employed platforms and designs is relatively low. The GUI example illustrated that the presented concepts
can be applied to other application domains and levels of abstraction as well. Thereby the design platform
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offers a means of standardization. Customization is accomplished through target platforms. As discussed
in the introduction, the necessity of standardization and the market demand for customization are frequent
contradictory requirements in most areas of computer systems development. This thesis offers solutions
and an implementation framework to this challenge and thereby broadens the significance and applicability
of the presented work.
APPENDIX
A. MOCCA MODELING FRAMEWORK
A.1 MOCCA Action Language
A.1.1 Restrictions and Extensions to Java
The MAL syntax and semantics of statements and expressions is similar to Java. All statements for blocks,
conditional execution, loops, and exceptions are directly applicable. The following Java language constructs
are not available in MAL, since they are either considered problematic or redundant to UML:
• all constructs that define design modules: packages, classes, interfaces,
• all constructs that define features: fields, operations,
• conditional operator (?:), and
• synchronized-statement.
In addition to the Java language specification [215], MAL defines the following statements and operators:
countof - The countof-operator determines the current length of a given array. The operand is an
array reference. It returns the current length of the first dimension of an array.
Syntax: CountofExpression =
’countof’ ArrayReference
Priority: same as operator new
Objective: Java provides similar functionality by appropriate methods or attributes. Because this is
not a generic and portable mechanism, in MAL a dedicated operator is used.
destroy - The destroy-operator is used to delete instances and arrays. The operand is a reference
to the instance or array. The operator has no return value. The operator works nested; if an array is
destroyed all referenced elements are destroyed.
Syntax: DestroyExpression =
’destroy’ ( InstanceReference | ArrayReference )
Objective: UML models cannot generally rely on the existence of garbage collection. Unused in-
stances and arrays must be explicitly freed in order to avoid memory bottlenecks.
async - The async-operator marks an operation call to be asynchronous. The operand defines the
receiver and the operation to be called as well as a number of the message arguments. The operator
has no return value.
Syntax: AsyncExpression =
’async’ MethodInvocation
Objective: The purpose of this statement is to overcome the restriction of the Java execution model
to synchronous method invocations, in order to be able to better exploit multi-processor hardware.
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A.1.2 Mapping of MAL to UML Actions and Activities
The graphical representation of the mappings in this section uses the compacted notation that has been
presented in Fig. 3.3 on page 30. For clarity, the examples are presented as object diagrams.
Sequencing between Statements
The sequencing of statements can be determined by data dependencies and/or control dependencies. Each
data dependency maps to an instance of InputPin, ObjectFlow, and OutputPin. The data source is
connected to the output pin. The data sink is connected to the input pin.
If sequencing is not defined otherwise, each control dependency maps to an instance of InputPin,
ControlFlow, and OutputPin. The control predecessor (source) is connected to the input pin. The
control successor (target) is connected to the output pin.
stmt1;
stmt2;
stmt3;
stmt1:ActivityNode
stmt1:ActivityNode
stmt1:ActivityNode
<<ObjectFlow>>
<<ObjectFlow>>
The statements are data dependent. stm3
consumes an object produced by stmt2 which
consumes an object produced by stmt1.
(a) Object Flow Sequencing
stmt1;
stmt2;
stmt3;
stmt1:ActivityNode
stmt1:ActivityNode
stmt1:ActivityNode
<<ControlFlow>>
<<ControlFlow>>
The statements are control dependent. stm3 must
be executed after stmt2 which must be executed
after stmt1.
(b) Control Flow Sequencing
Fig. A.1: Sequencing between Statements
Statement Blocks
Each statement block that does not represent an exception handler maps to an instance of SequenceNode.
The statements in the block are contained nodes (containedNode) of the block. The sequencing between
is modeled by the order in which the statements are stored in the containedNode property. Additionally,
sequencing can be made explicit using instances of ControlFlow.
Exception handlers, i.e. catch-statement blocks, map to an instance of ExceptionHandler. The body
of the block maps to an instance of ExecutableNode. All statement blocks that are protected by the
exception handler, i.e. try-blocks, map to an instance of ExecutableNode. They are connected to
the handler property of the ExceptionHandler instance. The exception object that is caught by the
handler is connected to the exceptionInput property. The most specific type of the exception object
maps to the exceptionType property. By definition, the exception object can have only one type.
Conditional Statements
Conditional statements map to instances of ConditionalNode and instances of Clause. If multiple
clauses exist, the clauses are evaluated in sequence. The sequence is defined using the predecessor-
Clause and successorClause property of Clause. Implementations can evaluate multiple clauses
concurrently, when the tests evaluate to a constant value. The isDeterminate property is always true.
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try
{
tbody
}
catch( Exception ex )
{
hbody
}
tbody :ExecutableNode
:ExeptionHandler
protectedNode
hbody :ExecutableNode
handlerBody
ex:ObjectNode
exceptionInput
Exception:Classifier
exceptionType
Fig. A.2: Mapping of try-catch-Statement
if-Statement. When the conditional statement is an if-statement, there is at least one instance of Clau-
se for the true branch. The condition of the if-statement is the test of the clause of the true branch. By
definition, the condition has one output pin, that carries a true value whenever the condition evaluates true.
The decider maps to the output pin of the condition. The statement that represents the true branch maps
to the body of the clause. If there is no false branch, the isAssured property is set false. Otherwise, this
property is set true.
If a false branch exists, it maps to an instance of Clause. This clause is a successorClause of the
clause representing the true branch. The statement executed by the false branch maps to the body of this
clause. The test maps to an instance of ValueSpecificationAction whose ValueSpecifica-
tion evaluates always true. The decider is connected to the output pin of the action instance.
:ConditionalNode
:Clause :Clausesuccessor
Clause
predecessor
Clause
clause clause
tbody :ActivityNode
body
fbody :ActivityNode
body
:VariableSpec -
ificationAction
decider
test
condition: ActivityNode
test decider
succ :ActivityNode
target
source
<<ControlFlow>>
pred :ActivityNode
<<ControlFlow>>
target
source
:OpaqueExpress
ionif(condition )
tbody
else
fbody
body=true
language=MAL
Fig. A.3: Mapping of if-Statement
switch-Statement. When the conditional statement is a switch-statement, there is at least one instance
of Clause. The expression of the switch maps to an activity node with one output pin which carries the
value of the expression. If there is no default branch, the isAssured property is set false. Otherwise, this
property is set true.
Each case maps to an instance of Clause. The clauses are sequenced according to the order of specifica-
tion in the MAL statement. The test of each clause is represented by an instance of OpaqueAction. This
action compares the equality of the expression of the switch and the (constant) value of the case. If the
comparison evaluates true, it carries true at its output pin. In this case the body of the respective clause is
executed. The next clause is evaluated otherwise. If the last clause in the sequence does not evaluate true
no body is executed.
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The body of each case maps to a dedicated activity node. Fall-through between cases is modeled using
control flow sequencing between their bodies. If the body of a case is empty, the body of its clause maps
to the next non-empty body in the evaluation sequence of clauses. If the body of the last case is empty, the
body property of the respective clause is also empty.
:ConditionalNode
:Clause :Clause
successor
Clause
predecessor
Clause
clause clause
body2 :ActivityNode
body
dbody :ActivityNode
body
decider
test
test
decider
succ :ActivityNode target
source
<<ControlFlow>>
pred :ActivityNode
<<ControlFlow>>
target
source
:Clause
:OpaqueAction
test
:OpaqueExpressi
on
decider
clause
predecessor
Clause
body1 :ActivityNode
expr :ActivityNode
body
successor
Clause
:Variable
Specification
Action
:OpaqueAction
:OpaqueExpressi
on
:Variable
Specification
Action
:OpaqueExpression
:Variable
Specification
Action
body=eq
language=MAL
body=eq
language=MALbody=val1
language=MAL
body=val2
language=MAL
switch (expr )
{
case val1 :
body1
case val2 :
body2
default :
dbody
}
body=true
language=MAL
Fig. A.4: Mapping of switch-Statement
All break statements within a switch map to an instance of OutputPin, ControlFlow, and In-
putPin. The output pin is linked to the activity node representing the statement that is executed immedi-
ately before the break. If the respective case is empty, the input pin is connected to the decider of the
respective clause. In case of fall-through the input pin is additionally connected to the deciders, or, if exists,
the body activity, of all clauses that are control flow predecessors of the break. The output pin is connected
to the control flow input pin of the successor of the switch statement.
Loops
Loop statements map to instances of LoopNode. In case the loop is a while loop or a for loop the
isTestedFirst property is set true. In case the loop is a do-while loop this property is set false.
Instances of the break-statement within a loop map to an instance of OutputPin, ControlFlow, and
InputPin. The output pin is the control flow output pin of the activity that immediately precedes the
statement. The input pin is connected to the control flow output pin of the loop by means of a control flow.
If a continue-statement is executed within a for loop that has a non-empty update, the statement maps
to an instance of OutputPin, ControlFlow, and InputPin. The output pin is the control flow output
pin of the activity that immediately precedes the statement. The input pin is the control flow input of the
activity node that represents the update.
for-Statement. If not empty, the setup of the loop is represented by a respective activity node. This
activity node represents the setupPart of the LoopNode instance. The condition maps to the test of the
loop. The test must have one output pin that carries true if the condition is true. The body of the loop maps
to an respective activity node that is connected to the bodyPart property. The update of the loop maps
to an activity that is executed after the activity representing the body. This is accomplished using control
flow sequencing.
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:LoopNode
body: ActivityNode
bodyPart
condition: ActivityNode
testdecider
succ :ActivityNode
target
source
<<ControlFlow>>
pred :ActivityNode
<<ControlFlow>>
target
source
setupPart
setup :ActivityNode
isTestedFirst=true
for(setup ;condition ;update )
  body
Fig. A.5: Mapping of for-Statement
while-Statement. The mapping of this statement is similar to the for- statement. By definition, the
setup is empty. In contrast to the for-statement, no explicit update exists.
:LoopNode
body: ActivityNode
bodyPart
condition: ActivityNode
testdecider
succ :ActivityNode
target
source
<<ControlFlow>>
pred :ActivityNode
<<ControlFlow>>
target
source
isTestedFirst=true
while( condition )
  body
Fig. A.6: Mapping of while-Statement
do-Statement. The body of the loop maps to an activity node that is connected to the bodyPart property
of the LoopNode instance. The setupPart is always empty. The condition maps to an activity node.
This activity node has one output pin that carries true if the condition holds. This activity node is connected
to the test property. The respective output pin links to the decider.
Actions
Operation Calls. Each operation call maps to an instance of CallOperationAction. The target
property carries the object on which the operation is called. The operation property denotes the called
operation. If this operation is polymorphic the operation that is actually called depends on the dynamic
type of the target object (inclusion polymorphism). In adherence to UML, the inputs to the action carry
the arguments of the operation call. If asynchronous, (async) the isSynchronous property is set false,
otherwise it is set true. To accept the call in the receiver, each activity can be invoked by a call that executes
an instance of AcceptCallAction.
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:LoopNode
condition: ActivityNode
bodyPart
body: ActivityNode
testdecider
succ :ActivityNode
target
source
<<ControlFlow>>
pred :ActivityNode
<<ControlFlow>>
target
source
isTestedFirst=false
do
  body
while( condition );
Fig. A.7: Mapping of do-Statement
return-Statement. Each return-statement maps to an instance of ReplyAction. The returnIn-
formation property directly connects to the respective output of the instance of AcceptCallAction
of the operation that executes the ReplyAction. If a value is returned to the caller, the replyValue
carries the object representing this value. The replyToCall property carries the call event.
throw-Statement. The throw-statement maps to an instance of RaiseExceptionAction. The in-
put pin that is associated with the exception property carries the exception object being thrown.
Access to Attributes/Variables. Read and write accesses to attributes map to instances of ReadStruc-
turalFeatureAction and AddStructuralFeatureAction respectively. The object property
denotes the object whose attribute that is accessed. The structuralFeature property maps to the
accessed attribute. In case of write access, the isReplaceAll property is set true for scalar attribute
types, otherwise it is set false.
Read and write accesses to other variables, i.e. parameters and local variables, map to an instance of
ReadVariableAction and AddVariableValueAction respectively. The variable property
denotes the variable that is accessed. In case of ReadVariableAction the result pin carries the value
that was read. In case of AddVariableValueAction the value pin carries the written value. The
isReplaceAll property is set true for scalar variable types, otherwise it is set false.
new-Operator. Each new-operator maps to an instance of CreateObjectAction. The result property
carries the created object. The classifier property maps to the instantiated classifier. By definition,
this classifier is constrained to be a class. The constructor invocation maps to an operation call.
destroy-Operator. Each destroy-operator maps to an instance of DestroyObjectAction. The
target output pin carries the destroyed object. The properties isDestroyLinks and isDestroyOwn-
edObjects are set to false. The destructor invocation maps to an operation call.
instanceof-Operator. Each instanceof-operator maps to an instance of ReadIsClassified-
ObjectAction. The action tests if an object is classified by a given type, or one of its super-types.
Hence, the isDirect property is set to false. The classifier property refers to the classifier to test.
The object input pin carries the tested object, and the result output pin carries the outcome of the test.
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Equality-Operator. Each equality-operator, i.e. ==, if invoked on objects of user-defined classifiers, maps
to an instance of TestIdentityAction. The action tests if two objects are the same identity. The input
pins first and second refer to the tested objects. The result output pin carries the outcome of the test.
Other Expressions. Each expression for which none of the previously defined mappings applies, is mapped
to an instance of OpaqueAction or, in case the expression evaluates to a constant value, an instance of
ValueSpecificationAction and OpaqueExpression.
In case of expressions that do not evaluate to a constant value, the body of the action instance is the name
of the executed core operation. See Section A.2 for the list of core types and operations. The language is
MAL. Each operand of an operator is mapped to an input pin. The result is mapped to an output pin. For
binary operators there are two designed inputs pin called left and right. They are mapped to the left and
right operand respectively.
Instances of ValueSpecificationAction are used to represent constant values. The value property
connects to an instance of OpaqueExpression. The body of the expression defines the constant value.
The language is MAL. The language is frequently not shown in diagrams if it is clear from the context.
The data flow between expressions maps to an instance of OutputPin, ObjectFlow, and InputPin.
The output pin is connected to the activity node that produces the value. The input action is connected to
all activity nodes that consume the value.
A.2 Core Data Types and Operations
A.2.1 Core Data Types
MOCCA defines a number of core data types. These data types are necessary for automatic reasoning about
design properties, and to implement model transformations. For each type its domain and the applicable
operations must be defined. In principle both properties can be freely modeled. As discussed in Section
3.3.2, it is sensible to associate core data types with a predefined semantics and to require them to provide a
minimum set of interpreted operations called the set of core operations of the type. In this section the core
data types of MOCCA are presented. Section A.2.2 presents the core operations of these types.
Each core data type, being defined by the MOCCA modeling framework, falls into one of the following
groups:
• Base Types: object, object[], classifier
• Boolean Types: boolean
• Magnitude Types
– Integral Types: bit, byte, short, int, long
– Floating Point Types: float, double
– Time Types: time
• Character Types: char, string
• Auxiliary Types: type, remote, process, guard
Apart from the base types, there is no implicit type hierarchy. For all other types, the super-type can be
determined by the user. If for some type no explicit super-type is defined and the type is not declared to
be a root type, MOCCA automatically infers the super-type. If not specified otherwise, the super-type is
object.
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Tab. A.1: MOCCA Base Types
Name Generalization Description
object - The object-type is the super-type of all other types. The
null literal can be assigned to all variables of this type.
object[] object The object[]-type is the super-type of all arrays.
classifier object The classifier-type is the super-type of all classes and
interfaces.
Base Types
Base types build the infrastructure of the type hierarchy. They represent the super-types of all types, includ-
ing user defined types. All base types are abstract.
Boolean Types
There is one predefined type in this group; the boolean-type. Instances of this type are used to represent
logical values. Instances of this type can be assigned with the literals true or false.
Magnitude Types
Magnitude types represent contiguous ranges of integral quantities, real quantities, or time quantities. The
domain of magnitude types is not fixed. The boundaries of the domain of each type must be modeled using
the LowerBound and UpperBound constraints (→ Section A.5.1).
Integral Types. Instances of integral types represent the common integer quantities. A relatively rich
number of integral types is used in order to allow model compilers to select the most appropriate type
whenever a transformation creates variables that are not part of the user design.
Tab. A.2: MOCCA Integral Types
Name Generalization Recommended Domain
bit user determined [0, 1]
byte user determined [-128, 127]
short user determined [-32768, 32767]
int user determined [-2147483648, 2147483647]
long user determined [-9223372036854775808, 9223372036854775807]
Floating Point Types. Instances of floating point types represent approximations of real value quantities.
For the same reasons as for integral types, different floating point values are distinguished.
Tab. A.3: MOCCA Floating Point Types
Name Generalization Recommended Domain
float user determined [-1.40129846432481707e-45,
3.4028234663852885981170418348452e+38]
double user determined [-4.94065645841246544e-324, 1.79769313486231570e+308]
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Time Types. Time types represent time quantities. In current systems time quantities are emulated using
integral types. Since there is no common agreement on a time basis however, such specifications are not
portable among different platforms. Dedicated time types can circumvent this problem.
There is one predefined type in this group - the time-type. The recommended domain of this type is
[-9223372036854775808ps, 9223372036854775807ps]. The super-type of this type is determined by the
user, and defaults to object if it is left undefined.
Character Types
Instances of character types represent a single character or sequences of characters.
Tab. A.4: MOCCA Character Types
Name Generalization Description
char user determined A single character. Recommended domain: [\u0000, \uffff], i.e. [0,
65535]
string user determined
(default:
object[])
A sequence of characters.
Auxiliary Types
Auxiliary types are used by the model compiler to work with types, and to implemented specific features of
the presented approach, such as active classes, guards, and remote objects.
Tab. A.5: MOCCA Auxiliary Types
Name Generalization Description
type user determined This type represents the type concept. It can be used whenever the
type concept as such, and not a particular type is meant. An example
is the instanceof-operator, that is used to check if an object has a
given type. The argument of the respective core operation is ’type’ to
refer to types in general.
process user determined
(default:
classifier)
Instances of this type represent a own thread of control, i.e. process,
task, or thread. They are used to implement active classes. This type
is the super-type of all active classes.
guard user determined
(default:
classifier)
Instances of this type represent a synchronization primitive for critical
regions. Guards have a mutex semantics. Only one thread of control,
i.e. process, can be the current owner of the guard. The execution of
all other threads that request ownership, is blocked until the current
owner releases the guard.
A.2.2 Core Operations
For each core data type a set of core operations is defined. As for all user-defined types the defined op-
erations determine the functionality that can be realized with this type. Since types can be organized in
hierarchies not all possible core operations of a type must be defined locally to the type definition. Instead,
for each type the core operations of its super-types are also accessible.
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Tab. A.6: Core Operations of Base Types
MAL Operator Action Name Core Operation
object
-
object[]
new CreateObje-
ctAction
create(in type: type, in elements:
int):object[] - create an array with ’elements’ elements of type
’type’.
destroy DestroyOb-
jectAction
destroy():void - destroy the current array.
= asgn asgn(in val: object[]):void - assign an array object to
the array object on which the operation is invoked.
countof countof countof():int - get the number of elements.
[] (read access) get get(in index: int):object - get the element at index
’index’.
[] (write access) put put(in index:int, in val: object):void - write an
element to a specific index.
classifier
new CreateObje-
ctAction
create():classifier - create an instance of the classifier.
destroy DestroyOb-
jectAction
destroy():void - destroy the classifier instance.
= asgn asgn(in val: classifier):void - assign an instance of
’classifier’ to the current classifier.
== Test-
Identity-
Action
eq(in val: classifier):boolean - test the identity of two
instances.
!= neq asgn(in val: classifier):boolean - test if two
instances are not identical.
instanceof ReadIs-
Classified-
ObjectActi-
on
is(in val: type):boolean - test if the current instance is an
instance of a given type.
Tab. A.7: Core Operations of Boolean Types
MAL Operator Action Name Core Operation
boolean
= asgn asgn(in val: boolean):void - assign an instance of
boolean to the current boolean object.
== eq eq(in val: boolean):boolean - test if two booleans have
the same value.
!= neq neq(in val: boolean):boolean - test if two booleans do
not have the same value.
! not not():boolean - returns the complementary value of the boolean
object.
&& cond_and cond_and(in val: boolean):boolean - returns the logical
AND of two boolean values.
|| cond_or cond_or(in val: boolean):boolean - returns the logical
OR of two boolean values.
continued on next page
A.2. Core Data Types and Operations 145
continued from previous page
MAL Operator Action Name Core Operation
ˆ xor xor(in val: boolean):boolean - returns the logical XOR
of two boolean values.
Tab. A.8: Core Operations of Integral Types
MAL Operator Action Name Core Operation
type X, with X one of {bit, byte, short, int, long}
= asgn asgn(in val: X):void - assign an instance of X to the current
instance of X.
== eq eq(in val: X):boolean - test if two instances have the same
value.
!= neq neq(in val: X):boolean - test if two instances do not have
the same value.
& and and(in val: X):X - compute bitwise AND of two instances.
&= and_asgn and_asgn(in val: X):X - compute bitwise AND of two
instances and assign result to the instance on which the operation is
invoked.
| or or(in val: X):X - compute bitwise OR of two instances.
|= or_asgn or_asgn(in val: X):X - compute bitwise OR of two instances
and assign result to the instance on which the operation is invoked.
ˆ xor xor(in val: X):X - compute bitwise XOR of two instances.
ˆ= xor_asgn xor_asgn(in val: X):X - compute bitwise XOR of two
instances and assign result to the instance on which the operation is
invoked.
Additional Core Operations for X one of {byte, short, int, long}
+ add add(in val: X):X - add two instances.
+= add_asgn add_asgn(in val: X):X - add two instances and assign result
to the instance on which the operation is invoked.
- sub sub(in val: X):X - subtract two instances.
-= sub_asgn sub_asgn(in val: X):X - subtract two instances and assign
result to the instance on which the operation is invoked.
* mul mul(in val: X):X - multiply two instances.
*= mul_asgn mul_asgn(in val: X):X - multiply two instances and assign
result to the instance on which the operation is invoked.
/ div div(in val: X):X - divide two instances.
/= div_asgn div_asgn(in val: X):X - divide two instances and assign
result to the instance on which the operation is invoked.
% mod mod(in val: X):X - compute instance modulo ’val’.
%= mod_asgn mod_asgn(in val: X):X - compute instance modulo ’val’ and
assign result to the instance on which the operation is invoked.
» shr shr(in pos: int):X - shift instance ’pos’ positions to the
right.
»= shr_asgn shr_asgn(in pos: int):X - shift instance ’pos’ positions to
the right and assign result to the instance.
« shl shl(in pos: int):X - shift instance ’pos’ positions to the left.
«= shl_asgn shl_asgn(in val: X):X - shift instance ’pos’ positions to the
left and assign result to the instance.
> gt gt(in val: X):boolean - test if current instance is greater
than ’val’.
continued on next page
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continued from previous page
MAL Operator Action Name Core Operation
>= gteq gteq(in val: X):boolean - test if current instance is greater
than or equal to ’val’.
< lt lt(in val: X):boolean - test if current instance is less than
’val’.
<= lteq lteq(in val: X):boolean - test if current instance is less
than or equal to ’val’.
-x uminus uminus():X - negate instance arithmetically (0-x).
+x uplus uplus():X - compute absolute value of instance.
Tab. A.9: Core Operations of Floating Point Types
MAL Operator Action Name Core Operation
type X, with X one of {float, double}
= asgn asgn(in val: X):void - assign an instance of X to the current
instance of X.
== eq eq(in val: X):boolean - test if two instances have the same
value.
!= neq neq(in val: X):boolean - test if two instances do not have
the same value.
+ add add(in val: X):X - add two instances.
+= add_asgn add_asgn(in val: X):X - add two instances and assign result
to the instance on which the operation is invoked.
- sub sub(in val: X):X - subtract two instances.
-= sub_asgn sub_asgn(in val: X):X - subtract two instances and assign
result to the instance on which the operation is invoked.
* mul mul(in val: X):X - multiply two instances.
*= mul_asgn mul_asgn(in val: X):X - multiply two instances and assign
result to the instance on which the operation is invoked.
/ div div(in val: X):X - divide two instances.
/= div_asgn div_asgn(in val: X):X - divide two instances and assign
result to the instance on which the operation is invoked.
> gt gt(in val: X):boolean - test if current instance is greater
than ’val’.
>= gteq gteq(in val: X):boolean - test if current instance is greater
than or equal to ’val’.
< lt lt(in val: X):boolean - test if current instance is less than
’val’.
<= lteq lteq(in val: X):boolean - test if current instance is less
than or equal to ’val’.
-x uminus uminus():X - negate instance arithmetically (0-x).
+x uplus uplus():X - compute absolute value of instance.
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Tab. A.10: Core Operations of Time Types
MAL Operator Action Name Core Operation
time
= asgn asgn(in val: time):void - assign an instance to the current
instance.
== eq eq(in val: time):boolean - test if two instances have the
same value.
!= neq neq(in val: time):boolean - test if two instances do not
have the same value.
+ add add(in val: time):char - add two instances.
+= add_asgn add_asgn(in val: time):char - add two instances and
assign result to the instance on which the operation is invoked.
- sub sub(in val: time):time - subtract two instances.
-= sub_asgn sub_asgn(in val: time):time - subtract two instances and
assign result to the instance on which the operation is invoked.
* mul mul(in val: long):time - multiply time value by some
integral value.
*= mul_asgn mul_asgn(in val: long):time - multiply time value by
some integral value and assign result to the time instances on which the
operation is invoked.
/ div div(in val: long):time - divide time value by some integral
value.
/= div_asgn div_asgn(in val: long):time - divide time value by some
integral value and assign result to the time instances on which the
operation is invoked.
> gt gt(in val: time):boolean - test if current instance is
greater than ’val’.
>= gteq gteq(in val: time):boolean - test if current instance is
greater than or equal to ’val’.
< lt lt(in val: time):boolean - test if current instance is less
than ’val’.
<= lteq lteq(in val: time):boolean - test if current instance is
less than or equal to ’val’.
Tab. A.11: Core Operations of Character Types
MAL Operator Action Name Core Operation
char
= asgn asgn(in val: char):void - assign an instance to the current
instance.
== eq eq(in val: char):boolean - test if two instances have the
same value.
!= neq neq(in val: char):boolean - test if two instances do not
have the same value.
+ add add(in val: char):char - add two instances.
+= add_asgn add_asgn(in val: char):char - add two instances and
assign result to the instance on which the operation is invoked.
- sub sub(in val: char):char - subtract two instances.
-= sub_asgn sub_asgn(in val: char):char - subtract two instances and
assign result to the instance on which the operation is invoked.
continued on next page
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continued from previous page
MAL Operator Action Name Core Operation
> gt gt(in val: char):boolean - test if current instance is
greater than ’val’.
>= gteq gteq(in val: char):boolean - test if current instance is
greater than or equal to ’val’.
< lt lt(in val: char):boolean - test if current instance is less
than ’val’.
<= lteq lteq(in val: char):boolean - test if current instance is
less than or equal to ’val’.
string
= asgn asgn(in val: char):void - assign another string instance to
the current instance.
== eq eq(in val: string):boolean - test if two strings are equal,
i.e. if they have the same sequence of characters.
!= neq neq(in val: string):boolean - test if two strings are not
equal, i.e. if their sequence of characters differs.
+ add add(in val: string):string - concatenate ’val’ to the
string on which the operation is invoked.
+= add_asgn add_asgn(in val: string):string - concatenate ’val’ to
the string on which the operation is invoked and assign the result to
this string.
get get get(in index: int):char - get the character at index
’index’.
put put put(in index:int, in val: char):void - write a
character to a specific index.
Tab. A.12: Core Operations of Auxiliary Types
MAL Operator Action Name Core Operation
type
-
process
new CreateObje-
ctAction
create():process - create an instance of process.
destroy DestroyOb-
jectAction
destroy():void - destroy the process instance.
- mapped to
CallOpera-
tionAction
start():boolean - start the process. Returns true if start was
successful.
- mapped to
CallOpera-
tionAction
stop():boolean - stop the process. Returns true if stop was
successful.
- mapped to
CallOpera-
tionAction
suspend(in interval: time):boolean - suspend the
process for a time interval. Returns true if suspend was successful.
- mapped to
CallOpera-
tionAction
resume():boolean - resumes a suspended process. Returns true if
resumption was successful.
- mapped to
CallOpera-
tionAction
run():void - implements the main method of the process. This
method is executed when the process is started.
continued on next page
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continued from previous page
MAL Operator Action Name Core Operation
guard
new CreateObje-
ctAction
create():guard - create an instance of guard.
destroy DestroyOb-
jectAction
destroy():void - destroy the guard instance. Destruction can
only be done by the owning process. The guard is implicitly unlocked.
- mapped to
CallOpera-
tionAction
lock():boolean - lock the guard to the current process. If the
guard is locked by another process, the current process is blocked.
Returns true, only if the lock was successful.
- mapped to
CallOpera-
tionAction
unlock():boolean - unlock the guard from the current process.
The guard can only be unlocked by the process that has currently
locked the guard. False is returned if the guard can not be unlocked by
the current process. Otherwise, true is returned.
- mapped to
CallOpera-
tionAction
tryLock():boolean - try locking the guard but do not block if the
guard is locked by another process. Returns true, only if the lock was
successful.
- mapped to
CallOpera-
tionAction
isLocked():boolean - test if the guard is locked by a process. In
this case true is returned.
A.3 MOCCA Profile Definitions
A.3.1 Overview
The profiles defined in this thesis extend the UML 2.0 meta-model [6]. The presented profiles are relatively
light-weight and specific to the approach being presented in the previous chapters. The focus of the profiles
is system implementation1. For this, the profiles offer constructs for mapping and mapping evaluation of de-
signs to implementations using software programming languages and hardware descriptions languages. For
each major translation step a set of profiles is defined. The presented profiles have been design specifically
for the presented approach and are by no means generic in that they are useful as such to other domains and
approaches. The development of such profiles is possible of course, but it is clearly outside the scope of this
thesis. Section A.3.2 overviews the related profiles and puts them into the contexts of this work.
The main elements defined by profiles are stereotypes. Stereotypes extend meta-model elements. Stereo-
types themselves are further described by constraint and tag definitions. The profile definitions given in
this thesis define the constraints and tags imposed by some stereotype next to the respective stereotype def-
inition. For some UML meta-model elements additional constraints are defined. As for stereotypes, the
constrained element type is referred as base type of the constraint. Constraints can be applicable to multiple
base types. All profiles defined in this thesis use OCL to define additional constraints on profile elements.
Fig. A.8 overviews the profiles being part of the MOCCA modeling framework. All profiles are build upon
the "UML Standard Profile" which is part of the UML specification. This relatively rich set of profiles
supports the orthogonalization the different issues involved in system development.
The main profiles build upon the "Constraint and Tag Value Definition Profile". This profile defines the
language for the definition of constraints and tagged values that are defined by the other profiles. As such
it serves as infrastructure for the definition of the other profiles, except the "Design Model Profile" which
does currently not define tags or constraints.
For implementations a core profile was defined that defines the common concepts of all implementation
platform specific extensions. The extensions use or specialize the concepts defined in the "Implementation
Platform Profile".
1 The author is aware that the profiles are likely to miss features that may desirable in particular application domains. As such the
defined profiles present a proof-of-concept and may be the basis for the development of more general profiles.
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<<profile>>
Constraint and Tag Value Definition Profile
<<profile>>
C/C++ Implementation Platform Profile
<<profile>>
VHDL Implementation Platform Profile
<<profile>>
Implementation Platform Profile
<<profile>>
Deployment Platform Profile
<<profile>>
Design Platform Profile
<<profile>>
Design Model Profile
<<import>>
<<import>>
<<import>>
<<import>> <<import>>
<<import>>
<<import>>
Fig. A.8: MOCCA Profiles
A.3.2 Related Profiles
Currently, there is major research effort in the development of UML profiles for systems engineering and
system-on-chip (SoC). These profiles have a different development background than those being defined in
the following sections. With exception of the "UML Profile for System-on-Chip" these profiles are mainly
oriented toward system analysis; system implementation is a minor concern.
UML Profile for Schedulability, Performance, and Time Specification
This profiles target the modeling and analysis of real-time systems and resource-constrained systems [188].
Its main contribution is the introduction of the GRM. The GRM serves as foundation for the resource
modeling presented in this thesis (→ Section 3.3.4). The resource model allows for modeling logical models
and engineering models of applications. Logical models relate resources to the clients that use the resources,
whereas both of them may coexist. Engineering models relate each client to the resources being used to
implement the client. In that sense, the implementation models and deployment models presented in this
thesis are engineering models.
Due to its background in the real-time domain this profile offers extensive support for modeling time,
schedulability, performance, and concurrency. Time modeling allows for the definition of time values,
events that are related to time, and time mechanisms and services. The notion of time value specification
in MOCCA is inspired by this profile. Schedulability modeling supports the analysis whether all jobs
executed by a system can meet their deadlines. The sub-profile for performance modeling assist analyses
of performance related properties such as throughput, workload, and utilization. Finally, the concurrency
sub-profile enables the modeling of those parts of a system that may execute in parallel.
UML Profile for Modeling Quality of Service and Fault Tolerance Characteristics and Mechanisms
This profile provides extensive support for modeling the QoS of systems and components [189]. The profile
reuses the concepts of QoS characteristics and QoS values that have been introduced in the "UML Profile
for Schedulability, Performance, and Time Specification". These concepts are extended and generalized to
enable a generic notion of QoS modeling.
Additionally, the concept of QoS constraints is introduced, which define semantic conditions or restrictions
to individual QoS values. Also, the QoS being offered and required by the components of a system are
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modeled. Another contribution of the profile is a catalog of QoS value types. Each value type is defined
by a set of attributes being important during system analysis. For instance, the set of attributes defined for
the QoS value type latency includes the definition of arrival patterns, min/max values, jitter, and others.
The definition of these concepts is based on [188]. MOCCA aligns with this profile yet it does not fully
support it. Future extensions, may fully integrate the profile into the presented approach. On the other hand,
MOCCA extends the QoS catalog by area definitions.
UML Profile for Modeling and Analysis of Real-Time Embedded Systems
This profile, also called MARTE, has been developed to extend the "UML Profile for Schedulability, Per-
formance, and Time Specification" in order to enable better modeling of real-time systems and to align it to
the latest UML specification [210]. Major extensions shall include:
• improved modeling support for timing, performance, schedulability, and concurrency, including a
catalog of related QoS values,
• support of different relevant models of computation,
• modeling of software deployment on platforms, and
• modeling resource allocations to applications (i.e. engineering models).
Cleary, this profile has similar goals as the profiles presented in this thesis. This profile tries to overcome
some of the shortcomings of the former two profiles and make them more accessible to users. The profile
is compliant to the "UML Profile for Modeling Quality of Service and Fault Tolerance Characteristics
and Mechanisms" and extends it by concepts for quantitative analysis. Since the work on this profile is
currently confidential at the Object-Management Group (OMG) it is not clear, however, how well it fulfills
the requirements. The proposition of the first draft version was scheduled to June 2006 but has not been
released yet.
Systems Modeling Language Specification
The goal of the SysML profile is the provision of a language for system-engineering that is based on
UML [190]. Applications are complex systems comprising software and hardware components. The profile
defines the notion of assemblies which describe the composition of systems as combination of components
and interconnects. Assemblies can be used to define the logical or physical view of human, hardware, and
software systems. Parametrics enable the definition of parametric constraints in assembly diagrams.
The most important extension of SysML regards UML activities. In contrast to UML activities, control
tokens are now typed and may be processed by actions. Further, they can be stored in object nodes and
may be used to stop the execution of actions rather than just starting them. Additional support for modeling
continuous behavior has been added. Probabilities can be assigned to parameters and activity edges, which
fosters the various QoS analyses. Another important extension is the modeling of allocations. Allocations
are defined on assemblies and ports to enable, among other applications, capturing and relating logical
models and engineering models of an application and target architectures. In the presented approach this
notion is expressed using realization dependencies between elements of the user design and the model of
the target architecture. This approach only partly reflects the structure of the implementation. Assemblies
should be integrated into the approach to make the structural aspects of implementations clear and explicit.
UML Profile for System-on-Chip
This profile has been proposed in response to the growing demand of using the UML in the SoC do-
main [211, 280]. The specification is currently under revision at the OMG. Notable extensions include
the modeling of SoC as composition of modules and channels, the specification of module types, and mod-
eling the information being exchanged using channels.
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The focus of the profile is hardware modeling using high-level building blocks and interconnects called
modules and channels. Modules may be structured hierarchically. For each channel a logical and a physical
interface may be defined. The logical interface definition is the specification of the employed protocol while
the physical interface defines the exchanged information using data types.
This profile is very similar to the implementation platform model, particularly the VHDL implementation
platform (→ Section B.3), that are presented in this thesis. However, in this thesis components and interfaces
are used to model building blocks. There is no distinction between the logical interface and the physical
interface, since it is the common notion of an interface to define both the exchanged data and the protocol
anyway. When the profile is finally adopted by the OMG, it may be checked whether it is useful to adopt it
to the current approach. The profile is not sufficient, however, to replace the current implementation profile.
A.3.3 Notation
The extended element type, which is frequently called the base type of the extension, is shown in square
brackets in the rectangle representing the stereotype. This notation is commonly used as a shortcut to avoid
cluttering diagrams by loads of extension associations and meta-model elements.
<<metaclass>>
Class
<<stereotype>>
VHDL Architecture
(a) Full Notation
<<stereotype>>
VHDL Architecture
[Class]
(b) Shortcut Notation
Fig. A.9: Reference to Extended Meta-Model Element Notation
The properties of stereotypes, called tag definitions, are shown using the same notation as for classifier
properties. This is feasible and conforming to the UML specification since stereotypes are specialized
classes. Constraint definitions are not shown diagrammatically. For the application of constraints to model
elements the standard notation, using parentheses, is used.
A.4 Constraint and Tag Value Definition Profile
A.4.1 Syntactic Meta-Language
To specify tagged values and constraints in this thesis a language was defined. This language definition itself
is a profile that is imported by all models that use the language. In principle, the language definition may be
decomposed into a hierarchy of language definitions with a core language at the root and extensions that are
specialized to the various profiles. However, for the purpose of this presentation and user convenience it is
sufficient and more comprehensible to present all language constructs together. This approach also fosters
a clean design of the syntax and supports reuse of syntactical constructs wherever possible. This way the
overall language is easier to grasp by users.
The syntax orients toward the Java language grammar [215]. The specification of physical quantities was
inspired by the "UML Profile for Schedulability, Performance, and Time Specification" [188]. The time
quantity modeling capabilities of this profile have been restricted to the ones being relevant for this thesis.
Some extensions for modeling area quantities and number of elements have been added.
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The syntax of the language is presented exclusively in Extended Bachus-Naur Form. There loads of versions
of this form. In this thesis the standardized version is used [217]. Notable differences of the standard to
common notations, that are used in this thesis, are
• "=" is used as defining symbol (rather than ::=),
• "-" is used to exclude the value of the right operand from the domain of the left operand, and
• meta-identifiers are not enclosed in angle brackets (<, >).
For further information the reader is referred to [217].
A.4.2 Syntax Definitions
Boolean Literals
BooleanLiteral =
’true’ | ’false’
String Literals
StringLiteral =
{ CharacterLiteral }
Integer Numbers
IntegerNumberLiteral =
DecimalIntegerNumberLiteral | HexIntegerNumberLiteral |
OctalIntegerNumberLiteral
DecimalIntegerNumberLiteral =
DecimalIntegerNumeral [ IntegerTypeSuffix ]
HexIntegerNumberLiteral =
HexIntegerNumeral [ IntegerTypeSuffix ]
OctalIntegerNumberLiteral =
OctalIntegerNumeral [ IntegerTypeSuffix ]
IntegerTypeSuffix =
’l’ | ’L’
DecimalIntegerNumeral =
’0’ | NonZeroDigit [ Digits ]
Digits =
Digit | Digits Digit
Digit =
’0’ | NonZeroDigit
NonZeroDigit =
’1’ | ’2’ | ’3’ | ’4’ | ’5’ | ’6’ | ’7’ | ’8’ | ’9’
HexIntegerNumeral =
’0’ ’x’ HexDigits | ’0’ ’X’ HexDigits
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HexDigits =
HexDigit [ HexDigits ]
HexDigit =
’0’ | ’1’ | ’2’ | ’3’ | ’4’ | ’5’ | ’6’ | ’7’ | ’8’ | ’9’ | ’a’ | ’b’
| ’c’ | ’d’ | ’e’ | ’f’ | ’A’ | ’B’ | ’C’ | ’D’ | ’E’ | ’F’
OctalIntegerNumeral =
’0’ OctalDigits
OctalDigits =
OctalDigit [ OctalDigits ]
OctalDigit =
’0’ | ’1’ | ’2’ | ’3’ | ’4’ | ’5’ | ’6’ | ’7’
Real Numbers
RealNumberLiteral =
Digits ’.’ [Digits] [ExponentPart] [FloatTypeSuffix] |
’.’ Digits [ExponentPart] [FloatTypeSuffix] |
Digits ExponentPart [FloatTypeSuffix] |
Digits [ExponentPart] FloatTypeSuffix
ExponentPart =
ExponentIndicator SignedInteger
ExponentIndicator =
’e’ | ’E’
SignedInteger =
[ ’+’ | ’-’ ] Digits
FloatTypeSuffix =
’d’ | ’D’ | ’f’ | ’F’
Time Specifications
TimeSpecification =
ConstantTimeSpecification | PDFTimeSpecification
PDFTimeSpecification =
’(’ PDFSpecification ’,’ "’" TimeUnit "’" ’)’
(* Example: ((histogram 0,0.1,1,0.2,3,0.7,4),’ps’) *)
ConstantTimeSpecification =
DateSpecification |
HourMinSecSpecification |
ConstantMetricTimeSpecification
(* Examples: 2006/02/19 , 12:02:19, (0.5,’ms’) *)
ConstantMetricTimeSpecification =
’(’ RealNumberLiteral ’,’ "’" TimeUnit "’" ’)’
MetricTimeSpecification =
A.4. Constraint and Tag Value Definition Profile 155
ConstantMetricTimeSpecification |
PDFTimeSpecification
TimeUnit =
’ps’ | ’ns’ | ’us’ | ’ms’ | ’sec’ | ’min’ | ’hr’ | ’days’ | ’wks’ |
’mos’ | ’yrs’ | ’Cycle’
DateSpecification =
YearIntegerNumberLiteral ’/’ MonthIntegerNumberLiteral ’/’
DayOfMonthIntegerNumberLiteral
YearIntegerNumberLiteral =
IntegerNumberLiteral
MonthIntegerNumberLiteral =
IntegerNumberLiteral (* must be in [1, 12] *)
DayOfMonthIntegerNumberLiteral =
IntegerNumberLiteral (* must be in [1,31] *)
HourMinSecSpecification =
HourLiteral [ ’:’ MinuteLiteral [ ’:’ SecondLiteral [ ’:’
CentisLiteral ] ] ]
HourLiteral =
IntegerNumberLiteral (* Must be in [0, 23] *)
MinuteLiteral =
IntegerNumberLiteral (* Must be in [0, 59] *)
SecondLiteral =
IntegerNumberLiteral (* Must be in [0, 59] *)
CentisLiteral =
IntegerNumberLiteral (* Must be in [0, 99] *)
Area Specifications
AreaSpecification =
ConstantAreaSpecification | PDFAreaSpecification
(* Examples: (0.5,’KByte’), ((binomial 0.7), ’Gate’) *)
PDFAreaSpecification =
’(’ PDFSpecification ’,’ "’" AreaUnit "’" ’)’
ConstantAreaSpecification =
’(’ RealNumberLiteral ’,’ "’" AreaUnit "’" ’)’
AreaUnit =
BitAreaUnit |
LogicAreaUnit
BitAreaUnit =
’Bit’ | ’Byte’ | ’KByte’ | ’MByte’ | ’GByte’
LogicAreaUnit =
’Gate’
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Quantity Specifications
QuantitySpecification =
ConstantQuantitySpecification | PDFQuantitySpecification
(* Examples: (300,’Qty’), ((binomial 0.7), ’Qty’) *)
PDFQuantitySpecification =
’(’ PDFSpecification ’,’ "’" QuantityUnit "’" ’)’
ConstantQuantitySpecification =
’(’ IntegerNumberLiteral ’,’ "’" QuantityUnit "’" ’)’
QuantityUnit =
’Qty’
Address Related Specifications
ConstantAddressSpecification =
IntegerNumberLiteral
AddressAlignmentSpecification =
"TypeInstanceSize" | ConstantAddressRangeSpecification
AddressRangeSpecification =
ConstantAddressRangeSpecification |
PDFAddressRangeSpecification
ConstantAddressRangeSpecification =
’(’ ConstantAddressSpecification ’,’ "’" BitAreaUnit "’" ’)’
PDFAddressRangeSpecification =
’(’ PDFSpecification ’,’ "’" BitAreaUnit "’" ’)’
Probability Distribution Functions
PDFSpecification =
’(’ BernoulliPDFSpecification | BinominalPDFSpecification |
ExponentialPDFSpecification | GammaPDFSpecification |
HistogramPDFSpecification | NormalPDFSpecification |
PoissonPDFSpecification | UniformPDFSpecification ’)’
BernoulliPDFSpecification =
’bernoulli’ RealNumberLiteral
(* Models a bernoulli probability distribution. The parameter
represents the distribution probability and must be in [0,1). *)
BinominalPDFSpecification =
’binomial’ RealNumberLiteral ’,’ IntegerNumberLiteral
(* Models a binomial probability distribution f(x) =
„
n
x
«
px(1− p)n−x.
The first parameter represents the distribution probability p and must
be in [0, 1). The second parameter represents the number of trials n
and must be greater than 0. *)
ExponentialPDFSpecification =
’exponential’ RealNumberLiteral
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(* Models an exponential probability distribution f(x) = e−(x−µ) for
x ≥ 0. The parameter represents the mean µ of the distribution. *)
GammaPDFSpecification =
’gamma’ IntegerNumberLiteral
(* Models a standard gamma probability distribution function
f(x) = x
γ−1e−x
Γ(γ)
for x ≥ 0 and γ > 0. The parameter represents the shape
parameter γ of the distribution. *)
HistogramPDFSpecification =
’histogram’ { RealNumberLiteral ’,’ RealNumberLiteral } ’,’
RealNumberLiteral
(* Models a histogram probability distribution function as ordered set
of pairs. Each equivalence class is modeled as pair, whereas the
first value represents the start of the class and the second value is
the probability of the class. The last value is the end of the last
class. The starts of the classes must be given in strongly
monotonous, ascending order. The rightmost value must be larger than
the start of the rightmost class. *)
NormalPDFSpecification =
’normal’ RealNumberLiteral ’,’ RealNumberLiteral
(* Models a Gauss probability distribution f(x) = e
−(x−µ)2/2σ2
σ
√
2pi
. The first
parameter represents the mean µ and the second parameter is the
standard deviation σ of the distribution. *)
PoissonPDFSpecification =
’poisson’ RealNumberLiteral
(* Models a Poisson probability distribution f(x) = e
−λλx
x!
. The
parameter represents the mean λ of the distribution. *)
UniformPDFSpecification =
’uniform’ RealNumberLiteral ’,’ RealNumberLiteral
(* Models an uniform probability distribution f(x) =
(
1
b−a a ≤ x ≤ b
0 else
.
The parameters represent the start a and end b of the interval. *)
Scheduling Specifications
SchedulingPolicySpecification =
"asap" | "alap" | "force" | "sequential"
Distance Vectors
DistanceVectorSpecification =
QualifiedTypeName ’=’ IntegerNumberLiteral [ ’,’ DistanceVector ]
(* Example: long=0,int=1,float=2,MyModel.MyPackage.MyType=3 *)
QualifiedTypeName =
[ QualifiedPackageName ’.’ ] TypeName
QualifiedPackageName =
[ QualifiedPackageName ’.’ ] PackageName
TypeName =
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{ CharacterLiteral - ’.’ }
(* Type name represents the name of a classifier/type. *)
PackageName =
{ CharacterLiteral - ’.’ }
(* Package name represents the name of a package. *)
Auxiliary Specifications
ExecutionModeSpecification =
"always" | "concurrent"
A.5 Design Profiles
A.5.1 Design-Platform Profile
The MOCCA design platform modeling profile enables the definition of design platforms. The design
platform model is the foundation for the creation of design models that can be used with the model compiler.
<<stereotype>>
DesignType
[Classifier]
+DistanceVector : String [0..1]
<<stereotype>>
DesignPlatform
[Model]
<<stereotype>>
Number
[Classifier]
<<stereotype>>
Magnitude
[Classifier]
<<stereotype>>
Object
[Classifier]
<<stereotype>>
Real
[Classifier]
<<stereotype>>
Integer
[Classifier]
<<stereotype>>
Classifier
[Classifier]
<<stereotype>>
Time
[Classifier]
<<stereotype>>
Array
[Classifier]
<<stereotype>>
Boolean
[Classifier]
Fig. A.10: Design Platform Profile
DesignPlatform
Type: Stereotype
Base Type: Model
Description: This stereotype defines models to represent design platform models. A design platform
model defines sets of design types (stereotyped DesignType), and constraints, that build the foun-
dation for the construction of design models.
Additional Constraints: none
Tag Definitions: none
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DesignType
Type: Stereotype
Base Type: Classifier
Description: This stereotype defines classifiers to represent design types. Design types are the foundation
for the construction of design models. All user-defined types are created from design types.
Additional Constraints: none
Tag Definitions:
• DistanceVector
– Description: The default distance between classifiers being organized in inheritance hi-
erarchies is the minimum length of the generalization path from a specialization type to
its generalizations. If two types are not related to each other by means of inheritance the
distance is infinite. The distance of a type to itself is zero (→ Definition 3.3.2). Distance
vectors override the default distance!
– Syntax: DistanceVector:=DistanceVectorSpecification
EXAMPLE A.1: The distance vector specification DistanceVector:=long=0, int
=1, float=2, MyModel.MyPackage.MyType=3 sets the distance of the const-
rained design type to type long to be zero, to type int to be one, to type float to
be two, and to type MyType in package MyPackage in package MyModel to be three.
The defined distances represent starting points for the default distance computation (→
Definition 3.3.2).
Object
Type: Stereotype
Base Type: Classifier
Description: This stereotype defines a classifier to represent an object type. In MOCCA, object is the root
of all design types. All other types inherit from this classifier.
Additional Constraints: none
Tag Definitions: none
Classifier
Type: Stereotype
Base Type: Classifier
Description: This stereotype defines a classifier to represent the classifier that is the root of all classes and
interfaces.
Additional Constraints: none
Tag Definitions: none
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Array
Type: Stereotype
Base Type: Classifier
Description: This stereotype defines a classifier to represent an array type. In MOCCA, this type is the
root of all array types.
Additional Constraints: none
Tag Definitions: none
Boolean
Type: Stereotype
Base Type: Classifier
Description: This stereotype defines a classifier to represent the Boolean type. Instances of this type
represent Boolean quantities and can carry the values true or false.
Additional Constraints: none
Tag Definitions: none
Magnitude
Type: Stereotype
Base Type: Classifier
Description: This stereotype defines a classifier to represent a magnitude type. Instances of this type
represent scalar magnitudes. There are no direct instances of this stereotype. The value range of
the type must be contiguous, and is defined by LowerBound and UpperBound, to be the interval
[LowerBound, UpperBound].
Additional Constraints:
• LowerBound
– Description: Defines the lower bound (including lower bound) of the range of values.
– Syntax: The syntax is defined by the sub-types of Magnitude.
• UpperBound
– Description: Defines the upper bound (including upper bound) of the range of values.
– Syntax: The syntax is defined by the sub-types of Magnitude.
Tag Definitions: none
Number
Type: Stereotype
Base Type: Classifier
Description: This stereotype defines a classifier to represent a magnitude type that represents a range
of numbers. Instances of this type represent scalar numbers. There are no direct instances of this
stereotype.
Additional Constraints: LowerBound, UpperBound
Tag Definitions: none
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Real
Type: Stereotype
Base Type: Classifier
Description: This stereotype defines a classifier to represent a real number type.
Additional Constraints:
• LowerBound
– Description: Defines the lower bound (including lower bound) of the range of values.
– Syntax: LowerBound:=RealNumberLiteral (→ Section A.4.2)
EXAMPLE A.2: The constraint LowerBound:=-1.40e-45 constrains the lower bound
of the constrained type. Instances of the type are not allowed to carry values less than the
lower bound.
• UpperBound
– Description: Defines the upper bound (including upper bound) of the range of values.
– Syntax: UpperBound:=RealNumberLiteral (→ Section A.4.2)
EXAMPLE A.3: The constraint UpperBound:=3.40e+38 constrains the upper bound
of the constrained type. Instances of the type are not allowed to carry values greater than
the upper bound.
Tag Definitions: none
Integer
Type: Stereotype
Base Type: Classifier
Description: This stereotype defines a classifier to represent a integer number type.
Additional Constraints:
• LowerBound
– Description: Defines the lower bound (including lower bound) of the range of values.
– Syntax: LowerBound:=IntegerNumberLiteral (→ Section A.4.2)
• UpperBound
– Description: Defines the upper bound (including upper bound) of the range of values.
– Syntax: UpperBound:=IntegerNumberLiteral (→ Section A.4.2)
Tag Definitions: none
Time
Type: Stereotype
Base Type: Classifier
Description: This stereotype defines a classifier to represent a time quantity type.
Additional Constraints:
• LowerBound
– Description: Defines the lower bound (including lower bound) of the range of values.
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– Syntax: LowerBound:=ConstantMetricTimeSpecification
(→ Section A.4.2)
EXAMPLE A.4: The constraint LowerBound:=(-1000,’ms’) constrains the lower
bound of the constrained type to be -1000 milliseconds.
• UpperBound
– Description: Defines the upper bound (including upper bound) of the range of values.
– Syntax: UpperBound:=ConstantMetricTimeSpecification
(→ Section A.4.2)
EXAMPLE A.5: The constraint UpperBound:=(1000,’ms’) constrains the upper
bound of the constrained type to be 1000 milliseconds.
Tag Definitions: none
A.5.2 Design-Model Profile
The MOCCA design modeling profile enables the definition of design models. The design model defines
the user-specific applications. Design models are build on design platform models.
<<stereotype>>
main
[Operation]
<<stereotype>>
reactive
[Class]
<<stereotype>>
exception
[Class]
Fig. A.11: Design Model Profile
main
Type: Stereotype
Base Type: Operation
Description: This stereotype defines an operation to represent the starting point of the overall control-flow
of a design model. Exactly one operation must be declared to be the main operation.
Constraints: context main inv: self.allInstances()->size() = 1
Additional Constraints: none
Tag Definitions: none
reactive
Type: Stereotype
Base Type: Class
Description: This stereotype defines a class to represent a class that is capable of receiving and processing
signals.
Additional Constraints: none
Tag Definitions: none
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exception
Type: Stereotype
Base Type: Class
Description: This stereotype defines a class to represent an exception.
Additional Constraints: none
Tag Definitions: none
A.5.3 Estimation Profile
This profile is a light-weight profile for annotation model elements with execution characteristics. Such
characteristics can be derived from real or estimated execution profiles. The profile is commonly not ac-
cessed by designers. Instead, the model compilers uses it to associate relevant information to models.
Analyzers may use the annotated information to assess system properties and to control the implementation
of a system. The information is commonly associated to design models.
Extensions of this profile should implement a better orthogonalization of the modeled concepts. Further it
may be aligned to the "UML Profile for QoS and Fault Tolerance" [189].
+ExecutionUnnestedLoopCount : String [0..1]
+ExecutionMaxConcFlow : String [0..1]
+ExecutionLoopCount : String [0..1]
+ExecutionFrequency : String [0..1]
+ExecutionProbability : String [0..1]
+/ExecutionUtilization : String [0..1]
<<stereotype>>
CharacterizedBehaviorElement
[Action, Behavior, BehavioralFeature]
<<stereotype>>
MeasuredBehaviorElement
[Action, Behavior, BehavioralFeature]
<<stereotype>>
CharacterizedElement
[Element]
<<stereotype>>
CharacterizedStructuralElement
[StructuralFeature]
+MaxConcInstances : String [0..1]
+MaxArrayElements : String [0..1]
<<stereotype>>
EstimatedBehaviorElement
[Action, Behavior, BehavioralFeature]
<<stereotype>>
MeasuredStructuralFeature
[StructuralFeature]
<<stereotype>>
EstimatedStructuralFeature
[StructuralFeature]
Fig. A.12: Estimation Profile
CharacterizedElement
Type: Stereotype
Base Types: Element
Description: This stereotype is used to extend model elements whose implementation or execution char-
acteristics are measured or estimated. This stereotype is used during profiling to back-annotate the
characteristics of the element to the model.
Additional Constraints: none
Tag Definitions: none
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CharacterizedBehaviorElement
Type: Stereotype
Base Types: BehavioralFeature, Behavior, Action
Description: This stereotype is used to extend behavior related model elements whose execution charac-
teristics are modeled.
Additional Constraints: none
Tag Definitions:
• ExecutionFrequency
– Description: This property specifies the execution frequency of an element.
– Syntax: ExecutionFrequency:=IntegerNumberLiteral (→ Section A.4.2)
• ExecutionProbability
– Description: This property specifies the execution probability of an element.
– Syntax: ExecutionProbability:=RealNumberLiteral
• ExecutionLoopCount
– Description: This property specifies the loop count of an instance of LoopNode. The
loop count is the total loop count. That is, if the annotated loop is invoked within an outer
loop (possibly in a different behavior) then the loop count is the loop count of the outer
loop multiplied by the unnested loop count of the annotated loop.
– Syntax: ExecutionLoopCount:=IntegerNumberLiteral
• ExecutionUnnestedLoopCount
– Description: This property specifies the unnested loop count of an instance of LoopNode.
– Syntax: EstimatedUnnestedLoopCount:=IntegerNumberLiteral
• EstimatedUtilization
– Description: This derived property specifies the execution utilization of an element.
– Syntax: EstimatedUtilization:=RealNumberLiteral
• EstimatedMaxConcFlow
– Description: This property specifies the number of concurrent control-flows that can con-
currently execute the characterized element.
– Syntax: EstimatedMaxConcFlow:=IntegerNumberLiteral
MeasuredBehaviorElement
Type: Stereotype
Base Types: BehavioralFeature, Behavior, Action
Description: This stereotype is used to extend model elements whose implementation or execution char-
acteristics are measured. This stereotype is used during profiling to back-annotate the measured
characteristics of the element to the model.
Additional Constraints: none
Tag Definitions: none
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EstimatedBehaviorElement
Type: Stereotype
Base Types: BehavioralFeature, Behavior, Action
Description: This stereotype is used to extend model elements whose implementation or execution char-
acteristics are estimated. This stereotype is used during profiling to back-annotate the estimated
characteristics of the element to the model.
Additional Constraints: none
Tag Definitions: none
CharacterizedStructuralElement
Type: Stereotype
Base Types: StructuralFeature
Description: This stereotype is used to extend structural features whose execution characteristics are
modeled.
Additional Constraints: none
Tag Definitions:
• EstimatedMaxConcInstances
– Description: This property specifies the estimated number of concurrent instances of an
execution utilization of an element. The generator is adviced to instantiate the according
element the given number of times
– Syntax: EstimatedMaxConcInstances:=IntegerNumberLiteral
• EstimatedMaxArrayElements
– Description: This property specifies the estimated maximum number of elements that in-
stances of an array must store concurrently.
– Syntax: EstimatedMaxArrayElements:=IntegerNumberLiteral
MeasuredStructuralElement
Type: Stereotype
Base Types: StructuralFeature
Description: This stereotype is used to extend structural features whose implementation or execution
characteristics are measured. This stereotype is used during profiling to back-annotate the measured
characteristics of the element to the model.
Additional Constraints: none
Tag Definitions: none
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EstimatedStructuralElement
Type: Stereotype
Base Types: StructuralFeature
Description: This stereotype is used to extend structural features whose implementation or execution
characteristics are estimated. This stereotype is used during profiling to back-annotate the estimated
characteristics of the element to the model.
Additional Constraints: none
Tag Definitions: none
A.6 Target-Platform Profiles
A.6.1 Implementation-Platform Profile
The MOCCA implementation platform modeling profile enables the definition of implementation platforms.
The implementation platform model is the foundation for the creation of implementation models that can
be used with the model compiler. In order to be useful, this profile must commonly be specialized by
platform-specific profiles, e.g. for C/C++, Java, and VHDL. This profile is by far not generic and sufficient
to support all requirements of implementation platforms for real-time systems, embedded systems, or even
reconfigurable architectures in general. It serves, however, as a starting point for the specification of further
more generic profiles.
<<stereotype>>
ImplementationType
[Classifier]
+ImplementationAddressSpace : String [0..1]
+ImplementationName : String [0..1]
+ImplementationArea : String [0..1]
+DistanceVector : String [0..1]
+ImportName : String [0..1]
<<stereotype>>
ImplementationComponent
[Component]
<<stereotype>>
CommunicationComponent
[Component]
<<stereotype>>
ImplementationPlatform
[Model]
<<stereotype>>
ProcessingComponent
[Component]
<<stereotype>>
ClockingComponent
[Component]
<<stereotype>>
StorageComponent
[Component]
<<stereotype>>
ResetComponent
[Component]
Fig. A.13: Implementation Platform Profile: Implementation Components
<<stereotype>>
ImplementationProperty
[Property]
+ImplementationName : String [0..1]
<<stereotype>>
ImplementationParameter
[Parameter]
+ImplementationName : String [0..1]
<<stereotype>>
ImplementationOperation
[Operation]
+ImplementationName : String [0..1]
<<stereotype>>
ImplementationBehavior
[Behavior]
+ImplementationLanguagePattern : String [0..1]
+ImplementationDefault : boolean [1] = false
+ImplementationLatency : String [0..1]
+ImplementationArea : String [0..1]
Fig. A.14: Implementation Platform Profile: Features and Parameters
A.6. Target-Platform Profiles 167
<<stereotype>>
ModelCompilerComponent
[Component]
+ExecutionMode : String [0..1]
<<stereotype>>
NodeInterpreter
[Component]
+WorkingDirectory : String [0..1]
+CommandLine : String [0..1]
+OutputType : String [0..1]
+InputType : String [0..1]
<<stereotype>>
NodeEstimator
[Component]
<<stereotype>>
NodeMapper
[Component]
<<stereotype>>
NodeGenerator
[Component]
Fig. A.15: Implementation Platform Profile: Model Compiler Components
<<stereotype>>
Configuration
[Artifact]
Fig. A.16: Implementation Platform Profile: Miscellaneous Stereotypes
ImplementationPlatform
Type: Stereotype
Base Type: Model
Description: This stereotype declares a model to represent an implementation platform. All elements that
comprise the represented platform must be packaged directly or nestedly by this model.
Additional Constraints: none
Tag Definitions: none
ImplementationType
Type: Stereotype
Base Type: Classifier
Description: This stereotype declares a classifier to represent an implementation type. Implementation
types are used to realize design types. Each implementation type must fulfill the same contract as the
design types it realizes.
Additional Constraints:
• ImplementationMaxInstances
– Description: This constraint defines the maximum number of instances of the constrained
element that can be used by implementations. The satisfaction of this QoS-constraint is
enforced during platform mapping. If this constraint is not defined for some model element
an infinite number of possible instances is assumed. Implementations may, however, be
constrained otherwise, e.g. by the implementation area.
– Syntax: ImplementationMaxInstances:=ConstantQuantitySpecificat-
ion
Tag Definitions:
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• DistanceVector (→ Section A.5.1 on page 158)
• ImplementationName
– Description: This property defines the type name that is to be used in the implementation.
The implementation name is used as name of the element in its implementation and, if
applicable, all usages of the element. If this tagged value is not defined the native name of
the element is used.
– Syntax: ImplementationName:=StringLiteral
EXAMPLE A.6: The tagged value ImplementationName:=CLOCK being associated
with some model element, such as a parameter or attribute, causes the according generator
to use CLOCK in the implementation of the element.
• ImportName
– Description: This property defines the name of the type that is to be used in import decla-
rations. Frequently, implementation types are imported from packages, libraries, et cetera.
For some implementation platforms and implementation types the name that is used in
import declarations differs from the actual implementation name of the type.
– Syntax: ImportName:=StringLiteral
EXAMPLE A.7: For example, in VHDL specializations of std_logic_vector, such
as std_logic_vector(7 downto 0), must use std_logic_vector in the im-
port declaration rather than their actual name. This can be enforced by constraining
std_logic_vector(7 downto 0) with ImportName:=std_logic_vector.
The import name will be applied in all VHDL use clauses for std_logic_vector(7
downto 0).
• ImplementationAddressSpace
– Description: This property defines the number of consecutive addresses that are allocated
instances of the implementation type.
– Syntax: ImplementationAddressSpace:=ConstantAddressRangeSpecif-
ication
EXAMPLE A.8: ImplementationAddressSpace:=(4,’Byte’) states an imple-
mentation type to allocate four bytes in the address space of the master node.
• ImplementationArea
– Description: This property defines the area of instances of the implementation type. The
specified value is the area that is perceived at the architectural level, but not in the micro-
architecture of the constrained behavior. This QoS-constraint is used during platform map-
ping as basis for the estimation of implementations.
– Syntax: ImplementationArea:=AreaSpecification
EXAMPLE A.9: A QoS-constraint ImplementationArea:=(8,’Gate’) defines the
area acquired by instances of the extended implementation type to be eight gate equivalents.
Extensions could use other units, such as the number of RFUs.
ImplementationOperation
Type: Stereotype
Base Type: Operation
Description: This stereotype declares an operation to represent an implementation operation. Implemen-
tation operations may realize design operations. Each implementation operation must fulfill the same
contract as the design operation it realizes.
Additional Constraints: none
Tag Definitions:
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• ImplementationName
– Description: This property defines the operation name that is to be used in the implemen-
tation. The implementation name is used as name of the element in its implementation and,
if applicable, all usages of the element. If this tagged value is not defined the native name
of the element is used.
– Syntax: ImplementationName:=StringLiteral
ImplementationProperty
Type: Stereotype
Base Type: Property
Description: This stereotype declares a property (attribute) to represent an implementation property (at-
tribute).
Additional Constraints: none
Tag Definitions:
• ImplementationName
– Description: see ImplementationOperation
– Syntax: ImplementationName:=StringLiteral
ImplementationParameter
Type: Stereotype
Base Type: Parameter
Description: This stereotype declares a parameter to represent an implementation parameter. Implemen-
tation parameters are only defined in the context of implementation operations.
Additional Constraints: none
Tag Definitions:
• ImplementationName
– Description: see ImplementationOperation
– Syntax: ImplementationName:=StringLiteral
ImplementationBehavior
Type: Stereotype
Base Type: Behavior
Description: This stereotype declares a behavior to represent an implementation behavior. Implementa-
tion behaviors are used to implement design behaviors. The stereotype defines additional constraints
and properties being used for platform mapping and synthesis.
Additional Constraints:
• ImplementationMaxInstances
– Description: see ImplementationType
– Syntax: ImplementationMaxInstances:=ConstantQuantitySpecificat-
ion
170 A. MOCCA Modeling Framework
Tag Definitions:
• ImplementationLanguagePattern
– Description: This property defines a pattern in terms of the used implementation language
that is used to generate the implementation of the behavior (→ Section 5.3.1). Implemen-
tation language patterns link the implementation platform model into the actual platform.
The actual syntax of the pattern is specific to the node generator component of the particu-
lar platform. If this tagged value is not specified a default implementation pattern, which is
specific to the generator component, is used.
– Syntax: ImplementationLanguagePattern:=StringLiteral
EXAMPLE A.10: The ImplementationLanguagePattern:=($this+$other)
represents a pattern for an "add" operation. The actual values of $this and $other are
set by generators to the name of the instance on which the "add" operation is invoked and
the instance representing the second summand respectively.
• ImplementationLatency
– Description: This constraint defines the latency of the behavior.
– Syntax: ImplementationLatency:=MetricTimeSpecification
– Semantics: In case the latency is specified as absolute time value this directly gives the
latency of the behavior. Latencies can also be defined relative to some clock cycle, i.e.
when the time unit is Cycle. Then this time specification is relative to the clock cycle of
the deployment location that will execute the behavior. If this value is not defined for some
element, the implementation latency is considered unknown.
EXAMPLE A.11: ImplementationLatency:=(6.14,’ns’) states that the behav-
ior takes 6.14 nanoseconds to execute on some target. In contrast, Implementation-
Latency:=(0.4,’Cycle’) defines the latency relatively to the clock cycle of the exe-
cution context, e.g. deployment location or implementation component instance.
• ImplementationArea
– Description: This property defines the area of the behavior. The specified value is the
area that is perceived at the architectural level, but not in the micro-architecture of the
constrained behavior. This QoS-constraint is used during platform mapping as basis for the
estimation of implementations.
– Additional Constraints: none
– Tag Definitions: none
– Syntax: ImplementationArea:=AreaSpecification
• ImplementationDefault
– Description: This property defines the default behavior of an operation. This behavior is
used to execute the operation whenever no other metric applies. If this constraint is not
defined and no other metric applies, a random behavior is selected.
– Syntax: ImplementationDefault:=BooleanLiteral
ImplementationComponent
Type: Stereotype
Base Type: Component
Description: This stereotype declares a component to represent an implementation component. Imple-
mentation components must be specialized by a collection of implementation types. This stereotype
is specialized to reflect the semantics of the component.
Additional Constraints:
• Allocatable
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– Description: This constraint marks an implementation component to be allocatable for
implementations. Generators use only allocatable components to realize implementations
of user designs. By default all components are considered to be not allocatable.
– Syntax: Allocatable:=BooleanLiteral
• ImplementationMaxInstances
– Description: see ImplementationType
– Syntax: ImplementationMaxInstances:=ConstantQuantitySpecificat-
ion
EXAMPLE A.12: ImplementationMaxInstances:=(96,’Qty’) constrains an
implementation component such that at most 96 instances of the resource service that is
represented by the component are available for implementations.
Tag Definitions: none
StorageComponent
Type: Stereotype
Base Type: Component
Description: This stereotype declares a component to represent a storage component. An example of this
type of component is the memory of some uP system, or memory blocks attached to or embedded
into reconfigurable fabrics.
Additional Constraints: none
Tag Definitions: none
CommunicationComponent
Type: Stereotype
Base Type: Component
Description: This stereotype declares a component to represent an implementation component the offers
a communication resource service. An example of this type of component is a PCI-to-MOB bridge,
as is it used in hardware designs.
Additional Constraints: none
Tag Definitions: none
ResetComponent
Type: Stereotype
Base Type: Component
Description: This stereotype declares a component to represent an implementation component the offers
a reset resource service. Reset components implement reset generators that are used by hardware
designs to reset the logic to an initial state.
Additional Constraints: none
Tag Definitions: none
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ClockingComponent
Type: Stereotype
Base Type: Component
Description: This stereotype declares a component to represent an implementation component the offers
a clocking resource service. Clocking components implement clock generators that provide the clock
of the user logic.
Additional Constraints: none
Tag Definitions: none
ProcessingComponent
Type: Stereotype
Base Type: Component
Description: This stereotype declares a component to represent an implementation component the offers a
processing resource services. Processing resource services are implemented in detail by the behaviors
of the implementation types realizing the processing component. In general, all implementation types
that do not realize other implementation components do realize the processing component.
Additional Constraints: none
Tag Definitions: none
VirtualRoot
Type: Stereotype
Base Type: ImplementationType
Description: This stereotype declares an implementation type to represent a virtual root. Classifiers
declared as virtual root are not considered for implementation. They are a convenient tool to simplify
modeling hierarchies of implementation classifiers in type systems that do not support inheritance,
e.g. C or VHDL. Multiple implementations types can specialize a virtual root type. This root type
defines all features that are common to its specializations. Consequently, these features do not have
to be modeled in each type again.
Objective: Many implementation platforms, such as C and VHDL, do not support type inheritance. To
model such platforms would generally require a lot of effort, since common features must be modeled
for each type individually. The virtual root stereotype enables implementation platform models to
exploit the benefits of inheritance even though the modeled platform does not support this notion.
Additional Constraints: none
Tag Definitions: none
Configuration
Type: Stereotype
Base Type: Artifact
Description: This stereotype declares an artifact to represent a configuration context for reconfigurable
fabrics. The software equivalent of this stereotype is executable in the "UML Standard Pro-
file" [6].
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Additional Constraints: none
Tag Definitions: none
ModelCompilerComponent
Type: Stereotype
Base Type: Component
Description: This stereotype declares a component to represent a model compiler component.
Additional Constraints: none
Tag Definitions:
• ExecutionMode
– Description: The execution mode of the component. The execution mode defines when
a component is invoked by other model compiler components. This mode is used to syn-
chronize the execution of different components of the same platform. Model compiler
components invoke other compiler components only if there is an association modeled be-
tween the participating components. The execution mode defines when a component can
be invoked by another component over the modeled association.
– Syntax: ExecutionMode:=ExecutionModeSpecification
– Semantics:
always - The called component is invoked always immediately after the calling com-
ponent has processed all model elements for which it is responsible. For example, an
interpreter that is associated with a generator and has set its execution mode to always,
is invoked by the generator immediately after the generator has finished synthesis for
the particular platform.
concurrent - The called component is invoked always immediately after the calling
component has processed one model elements for which it is responsible. For example,
an interpreter that is associated with a generator and has set its execution mode to al-
ways, is invoked by the generator immediately after the generator has finished synthesis
for the particular element. The processed element is passed to the called component.
NodeEstimator
Type: Stereotype
Base Type: Component
Description: This stereotype declares a component to represent an node-specific estimator component
(→ Section 3.3.4). Node-specific estimators are used during platform mapping to compute platform-
specific estimates of model element mappings of the particular platform.
Additional Constraints: none
Tag Definitions: none
NodeGenerator
Type: Stereotype
Base Type: Component
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Description: This stereotype declares a component to represent an node-specific generator component (→
Section 3.3.4). These generators synthesize implementations of the model elements that have been
mapped to the particular platform.
Additional Constraints: none
Tag Definitions: none
NodeInterpreter
Type: Stereotype
Base Type: Component
Description: This stereotype declares a component to represent an node-specific interpreter component
(→ Section 3.3.4). Interpreters represent lower level design flows. They process the output of the
generator of the respective platform. In general, modeled interpreters proxy the lower levels flows.
The additional tags control the interfacing between the proxy and the proxied design flow. An imple-
mentation platform can define multiple interpreter components.
Additional Constraints: none
Tag Definitions:
• WorkingDirectory
– Description: The working directory to which the proxy shall change before executing the
specified command line.
– Syntax: WorkingDirectory:= StringLiteral The string must comply to the di-
rectory path naming rules of the underlying operating system. If not specified, the current
directory is used as working directory.
EXAMPLE A.13: WorkingDirectory:=c:/mocca/build configures a node inter-
preter to change to the specified directory, before invoking the actual interpreter.
• CommandLine
– Description: The command line that is executed in the working directory. Before this
command is executed, the interpreter changes into the working directory.
– Syntax: CommandLine:=StringLiteral The detailed syntax of the command line is
specific to the particular implementation platform). For instance, command line templates
may be used that are instantiated and populated with the actual data by node generators.
EXAMPLE A.14: CommandLine:=make -f %file%; %file% may be replaced by
the caller of the component with some file name.
• InputType
– Description: A textual description of the input that is accepted by the interpreter com-
ponent. This is intended to select between different interpreters modeled for the same
platform.
– Syntax: InputType:=StringLiteral
– Example: InputType:=code/vhdl
• OutputType
– Description: A textual description of the output that is created by the interpreter com-
ponent. This is intended to select between different interpreters modeled for the same
platform.
– Syntax: OutputType:=StringLiteral
– Example: OutputType:=binary/bitstring
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NodeMapper
Type: Stereotype
Base Type: Component
Description: This stereotype declares a component to represent an node-specific mapper component (→
Section 3.3.4). These mappers are used during platform mapping to compute the platform-specific
breeding and model transformations.
Additional Constraints: none
Tag Definitions: none
A.6.2 C/C++ Platform Profile
The MOCCA C/C++ implementation platform profile is the foundation for modeling C/C++ implementa-
tion platforms. This profile is an extension of the generic implementation platform profile. It specializes
some of the extensions of this profile. This profile is not meant to enable the modeling of C/C++ imple-
mentations. Instead, its focus is on modeling the respective platforms. The profile is rather slim, due to
the proximity of UML and object-oriented software implementations. The profile may be specialized for
various dialects and extensions of C and C++, thus all extensions are prefixed Cxx.
<<stereotype>>
ImplementationType
[Classifier]
+ImplementationAddressSpace : String [0..1]
+ImplementationName : String [0..1]
+ImplementationArea : String [0..1]
+DistanceVector : String [0..1]
+ImportName : String [0..1]
<<stereotype>>
Cxx ImplementationType
[Classifier]
<<stereotype>>
Cxx StatementBlock
[Classifier]
<<stereotype>>
Cxx Operation
[Classifier]
<<stereotype>>
Cxx Remote
[Classifier]
(a) Implementation Types
<<stereotype>>
ImplementationPlatform
[Model]
(Implementation Platform Profile)
<<stereotype>>
Cxx ImplementationPlatform
[Model]
(b) Implementation Platform
<<stereotype>>
file
[Artifact]
(UML Standard Profile.UML Standard Profile)
<<stereotype>>
library
[Artifact]
(UML Standard Profile.UML Standard Profile)
<<stereotype>>
Cxx SystemHeader
[Artifact]
<<stereotype>>
Cxx ProjectHeader
[Artifact]
Cxx Library
[Artifact]
<<stereotype>>
(c) Headers and Libraries
Fig. A.17: C/C++ Implementation Platform Profile
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Cxx ImplementationPlatform
Type: Stereotype
Base Type: Model
Description: This stereotype declares a model to represent a C/C++ implementation platform model. This
stereotype specializes ImplementationPlatform from the implementation platform profile.
Additional Constraints: none
Tag Definitions: none
Cxx ImplementationType
Type: Stereotype
Base Type: Classifier
Description: This stereotype declares a classifier to represent an implementation type of a C/C++ imple-
mentation platform model. This stereotype specializes ImplementationType from the imple-
mentation platform profile.
Additional Constraints: none
Tag Definitions: none
Cxx SystemHeader
Type: Stereotype
Base Type: Artifact
Description: This stereotype declares an artifact to represent a system header file. This stereotype spe-
cializes the file stereotype from the "UML Standard Profile" [6]. Implementations that depend on
this header file import the header using angle brackets (#include <filename>). The filename
property of the artifact denotes the name of the included file.
Additional Constraints: none
Tag Definitions: none
Cxx ProjectHeader
Type: Stereotype
Base Type: Artifact
Description: This stereotype declares an artifact to represent a project-specific header file. This stereotype
specializes the file stereotype from the "UML Standard Profile" [6]. Implementations that depend
on this header file import the header using double-quote (#include "filename"). The filename
property of the artifact denotes the name of the included file.
Additional Constraints: none
Tag Definitions: none
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Cxx Library
Type: Stereotype
Base Type: Artifact
Description: This stereotype declares an artifact to represent a library file. This stereotype specializes
the library stereotype from the "UML Standard Profile" [6]. Implementations that depend on this
library must link it to the executable during compilation. The filename property of the artifact
denotes the name of the included file.
Additional Constraints: none
Tag Definitions: none
Cxx Remote
Type: Stereotype
Base Type: Classifier
Description: This stereotype declares a classifier to represent the remote type used in C/C++ implemen-
tations. The stereotyped element is used to enable the synthesis of creation/destruction and commu-
nication with remote objects. Instances of this type serve as local proxy of the remote object.
Constraints:
context "Cxx ImplementationPlatform"
inv: "Cxx Remote".allInstances()->size() <= 1
Additional Constraints: none
Tag Definitions: none
Cxx Operation
Type: Stereotype
Base Type: Classifier
Description: This stereotype declares a classifier to represent the operation concept of C/C++. The stereo-
typed element is used to enable the synthesis of operation calls and returns. For this, according oper-
ations, such as call and return, are modeled in the operation interface. These operations are used
by generators to synthesize the according code, whereas the common synthesis constraints apply.
These constraints are defined by the "Implementation Platform Profile" in Section A.6.1.
Objective: As discussed in Section 2.3, the capability to exchange structured messages is inherent to
the object concept. The mechanism for message exchange is defined by the execution environment.
This mechanism can be anything from native call instruction of a microprocessor to internetwork
transfers. Also, the set of core operations of objects does not include core operations, such as call
and return because, if we assume that a message of an object to itself is treated like any other
message, their invocation requires the utilization of some meta-message exchange mechanism. The
stereotype and the classifier make the message exchange mechanism underlying the C/C++ abstract
machine explicit.
Constraints:
context "Cxx ImplementationPlatform"
inv: "Cxx Operation".allInstances()->size() <= 1
Additional Constraints: none
Tag Definitions: none
178 A. MOCCA Modeling Framework
Cxx StatementBlock
Type: Stereotype
Base Type: Classifier
Description: This stereotype declares a classifier to represent the statement block concept of C/C++.
The stereotyped element is used to enable the synthesis of flow control statements between statement
blocks. For this, according branch operations are modeled in the operation interface. These operations
are used by generators to synthesize the according code, whereas the common synthesis constraints
apply. These constraints are defined by the "Implementation Platform Profile" in Section A.6.1.
Objective: The UML actions define the control-flow and data-flow of activities in terms of token being
exchanged between activity nodes along activity edges. Control-flow is realized in software imple-
mentations using calls, returns, and branches. The mechanisms should be made explicit at the model
level in order to parameterize synthesis, mapping, and estimation. The mechanisms for transferring
control-flow between operations are modeled using Cxx Operation. The stereotype and the clas-
sifier make the control-flow transfer mechanism of statement blocks of the underlying the C/C++
abstract machine explicit.
Constraints:
context "Cxx ImplementationPlatform"
inv: "Cxx StatementBlock".allInstances()->size() <= 1
Additional Constraints: none
Tag Definitions: none
A.6.3 VHDL Platform Profile
The MOCCA VHDL implementation platform profile is used to model VHDL implementation platforms.
This profile extends the MOCCA implementation platform profile and specializes some extensions. The
background of this profile is not the detailed modeling of VHDL designs. The focus is on the generation of
synthesizable implementations. Thus, only a minimum of extensions are defined that are required to model
VHDL platforms. This profile may be extended by related approaches to support specific model compilers
and approaches for simulation, verification, and synthesis.
VHDL ImplementationPlatform
Type: Stereotype
Base Type: Model
Description: This stereotype declares a model to represent a VHDL implementation platform model. This
stereotype specializes ImplementationPlatform from the implementation platform profile.
Additional Constraints: none
Tag Definitions: none
VHDL ImplementationType
Type: Stereotype
Base Type: Classifier
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<<stereotype>>
ImplementationType
[Classifier]
+ImplementationAddressSpace : String [0..1]
+ImplementationName : String [0..1]
+ImplementationArea : String [0..1]
+DistanceVector : String [0..1]
+ImportName : String [0..1]
<<stereotype>>
VHDL ImplementationType
[Classifier]
<<stereotype>>
VHDL BitVectorType
[Classifier]
+VHDL BitVector RightIndex : String [1]
+VHDL BitVector LeftIndex : String [1]
<<stereotype>>
VHDL StorageArchitecture
[Class]
+ReadAccessLatency : String [0..1]
+WriteAccessLatency : String [0..1]
<<stereotype>>
VHDL Architecture
[Class]
<<stereotype>>
VHDL BitType
[Classifier]
<<stereotype>>
VHDL Entity
[Interface]
Fig. A.18: VHDL Implementation Platform Profile: Implementation Types
<<stereotype>>
VHDL ImplementationPlatform
[Model]
<<stereotype>>
ImplementationPlatform
[Model]
(Implementation Platform Profile)
(a) Implementation Platform
<<stereotype>>
VHDL Package
[Package]
<<stereotype>>
VHDL Library
[Package]
(b) Libraries/Pack-
ages
<<stereotype>>
VHDL DeviceConnect
[Operation]
(c) Device Connect
Fig. A.19: VHDL Implementation Platform Profile: Miscellaneous Constructs
Description: This stereotype declares a classifier to represent an implementation type of a VHDL imple-
mentation platform model. This stereotype specializes ImplementationType from the imple-
mentation platform profile.
Additional Constraints: none
Tag Definitions: none
VHDL Entity
Type: Stereotype
Base Type: Interface
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Description: This stereotype declares an interface to represent a VHDL entity declaration (→ Section
2.2.1). All features of the interface are interpreted to represent port declarations of the entity.
Additional Constraints: none
Tag Definitions: none
VHDL Architecture
Type: Stereotype
Base Type: Class
Description: This stereotype declares a class to represent a VHDL architecture definition (→ Section
2.2.1). All features of the interface are interpreted to represent port declarations of the entity. The
architecture must implement a VHDL Entity. The interfaces of the architecture and the entity must
be equal.
Additional Constraints: none
Tag Definitions: none
VHDL StorageArchitecture
Type: Stereotype
Base Type: Class
Description: This stereotype declares a class to represent an architecture of a storage component. The
stereotype specializes VHDL Architecture.
Constraints: Instances of VHDL StorageArchitecture must only realize instances of Storage-
Component that are part of a VHDL ImplementationPlatform instance (can not be ex-
pressed in OCL).
Additional Constraints: none
Tag Definitions:
• ReadAccessLatency
– Description: Defines the latency of read accesses to the storage. This property is evaluated
by estimators during platform mapping to assess the performance of designs using the
architecture.
– Syntax: ReadAccessLatency:=ConstantMetricTimeSpecification
• WriteAccessLatency
– Description: Defines the latency of write accesses to the storage component. This property
is evaluated by estimators during platform mapping to assess the performance of designs
using the architecture.
– Syntax: WriteAccessLatency:=ConstantMetricTimeSpecification
VHDL BitType
Type: Stereotype
Base Type: Classifier
Description: This stereotype declares a classifier to represent a VHDL bit type, i.e. a type that represents
a single bit, such as std_logic.
Additional Constraints: none
Tag Definitions: none
A.6. Target-Platform Profiles 181
VHDL BitVectorType
Type: Stereotype
Base Type: Classifier
Description: This stereotype declares a classifier to represent a VHDL bit vector type, i.e. a type that
represents a vector of bits, such as std_logic_vector.
Additional Constraints: none
Tag Definitions:
• VHDL BitVector RightIndex
– Description: Defines the right index of the VHDL bit vector array specification.
– Syntax: VHDL BitVector RightIndex:=IntegerNumberLiteral
EXAMPLE A.15: The right index of the bit vector type std_logic_vector (0 to
8) is eight, while it is zero for the type std_logic_vector(8 downto 0).
• VHDL BitVector LeftIndex
– Description: Defines the left index of the VHDL bit vector array specification.
– Syntax: VHDL BitVector LeftIndex:=IntegerNumberLiteral
EXAMPLE A.16: The left index of the bit vector type std_logic_vector (0 to 8)
is zero, while it is eight for the type std_logic_vector(8 downto 0).
VHDL Library
Type: Stereotype
Base Type: Package
Description: This stereotype declares a package to represent a VHDL library, such as work and ieee.
Additional Constraints: none
Tag Definitions: none
VHDL Package
Type: Stereotype
Base Type: Package
Description: This stereotype declares a package to represent a VHDL package, such as mocca_pkg and
std_logic_1164.
Additional Constraints: none
Tag Definitions: none
VHDL DeviceConnect
Type: Stereotype
Base Type: Operation
Description: This stereotype declares an operation to represent a part of the connection of the design to
the environment. All parameters of the operation are routed to the top-level design hierarchy and are
made a part of the top-level interface (→ Section 5.4.2).
Additional Constraints: none
Tag Definitions: none
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A.6.4 Deployment-Platform Profile
The MOCCA deployment platform modeling profile enables the definition of deployment platforms. The
deployment platform model is the foundation for the installation and execution of deployment models that
can be used with the model compiler.
<<stereotype>>
ProcessingElement
[Node]
+StaticActivitySchedulingPolicy : String [0..1]
+StaticActivitySchedulingSlots : String [0..1]
+AvailableArea : String [0..1]
+ClockCycle : String [0..1]
<<stereotype>>
CommunicationPath
[Association]
<<stereotype>>
Device
[Node]
<<stereotype>>
ExecutionEnvironment
[Node]
<<stereotype>>
Microprocessor
[Node]
<<stereotype>>
SystemMaster
[Node]
<<stereotype>>
FPGA
[Node]
<<stereotype>>
PLD
[Node]
<<stereotype>>
CPLD
[Node]
Fig. A.20: Deployment Platform Profile
SystemMaster
Type: Stereotype
Base Type: Node
Description: This stereotype declares a node to be the master node of the deployment architecture.
Constraints: context SystemMaster inv: self.allInstances()->size() = 1
Additional Constraints: none
Tag Definitions: none
ProcessingElement
Type: Stereotype
Base Type: Node
Description: This stereotype declares a node of the deployment architecture to represent a processing
element.
Additional Constraints:
• Allocatable
– Description: Declares the processing element to be allocatable for implementation and
execution. All nodes that may be used for implementation must set the constraint value
true.
– Syntax: Allocatable:=BooleanLiteral
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Tag Definitions:
• ClockCycle
– Description: Declares the clock cycle of the processing element. The clock cycle must be
a metric time specification, which is not relative to some clock.
– Syntax: ClockCycle:=ConstantMetricTimeSpecification
EXAMPLE A.17: The specification ClockCycle:=(10,’ns’) sets the clock cycle of
the processing element to ten nanoseconds.
• AvailableArea
– Description: Declares the area that is available on the element for implementation of user-
specific designs.
– Syntax: AvailableArea:=ConstantAreaSpecification
EXAMPLE A.18: The specification AvailableArea:=(2,’MByte’) sets the avail-
able implementation area to two mega-bytes.
• StaticActivitySchedulingPolicy
– Description: Declares the default scheduling policy that is to be used in implementations
for the processing element.
– Syntax: StaticActivitySchedulingPolicy:=SchedulingPolicySpecif-
ication
– Semantics: (→ Section 4.1.3)
asap - Use ASAP scheduling policy.
alap - Use ALAP scheduling policy.
force - Use force-driven scheduling policy.
sequential - Use ASAP scheduling policy with one slot per time step. Introduced
for convenience.
• StaticActivitySchedulingSlots
– Description: Declares the number of slots per time step that are allowed per schedule. At
most this number of actions (operations) can be scheduled to the same time step (→ Section
4.1.3). If the constraint is not defined an infinite number of slots is assumed.
– Syntax: StaticActivitySchedulingSlots=IntegerNumberLiteral
• AddressAlignment
– Description: This constraint defines the address alignment of all object interface elements
that are executed by the node. If not defined the address alignment is delegated to the lower
level design flow.
– Syntax: AddressAlignment:=AddressAlignmentSpecification
– Semantics: (→ Section 5.4.3)
TypeInstanceSize - Each element is aligned to an address that is divisible by the
size the element allocates in the address space. For example, an element that allocates
four bytes in the address space is aligned to an address that is divisible by four.
IntegerNumberLiteral - Each element is aligned to an address that is divisible by
the given integer.
• BaseAddress
– Description: This constraint defines the base address of the constrained node in the address
space of the master node. The object interface elements are mapped to addresses equal
and including this address. If not defined, the base address is determined either statically
or dynamically during run-time. For example, common operating systems determine the
address mapping of devices dynamically throughout device enumeration.
– Syntax: BaseAddress:=ConstantAddressSpecification
– Semantics: The base address is the static address in the address space of the master node
to which the constrained node is mapped.
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PLD
Type: Stereotype
Base Type: Node
Description: This stereotype declares a node to represent a programmable logic device.
Additional Constraints: none
Tag Definitions: none
CPLD
Type: Stereotype
Base Type: Node
Description: This stereotype declares a node to represent a complex programmable logic device.
Additional Constraints: none
Tag Definitions: none
FPGA
Type: Stereotype
Base Type: Node
Description: This stereotype declares a node to represent a field-programmable gate array (FPGA).
Additional Constraints: none
Tag Definitions: none
Microprocessor
Type: Stereotype
Base Type: Node
Description: This stereotype declares a node to represent a microprocessor (uP).
Additional Constraints: none
Tag Definitions: none
Device
Type: Stereotype
Base Type: Node
Description: This stereotype declares a node to represent a device (see UML specification [6]). Introduced
for compatibility reasons between UML 1.4 and 2.0.
Additional Constraints: none
Tag Definitions: none
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ExecutionEnvironment
Type: Stereotype
Base Type: Node
Description: This stereotype declares a node to represent an execution environment (see UML specifica-
tion [6]). Introduced for compatibility reasons between UML 1.4 and 2.0.
Additional Constraints: none
Tag Definitions: none
CommunicationPath
Type: Stereotype
Base Type: Association
Description: This stereotype declares an association node to represent a communication path (see UML
specification [6]). Introduced for compatibility reasons between UML 1.4 and 2.0.
Additional Constraints: none
Tag Definitions: none
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B. PLATFORM MODELS
B.1 Design Platform
This section gives an overview of the design platform model that is being used for the examples in this
thesis. It is modeled using the "Design Platform Profile" which is presented in Section A.5.1. This platform
provides the core data types and core operations that are required by MOCCA. These data types and opera-
tions have been presented already in Section A.2, so they are not discussed in detail here. This presentation
of the platform models in the current section and all following sections concentrates on the most important
aspects of the platforms. It is not meant to provide a complete documentation of the platforms.
B.1.1 Design Platform Types
Fig. B.1-B.3 present the design platform types diagrammatically. All core types of MOCCA are provided.
Constraints, such as for the value ranges, are similar to the ones that have been recommended in Section
A.2. All type constraints are defined in Section B.1.2.
type
<<DesignType>>
void
<<DesignType>>
object
<<Object>>
char
<<DesignType>>
time
<<Time>>
<<Classifier>>
classifier
<<Array>>
object[]
<<Array>>
string
<<Boolean>>
boolean
Fig. B.1: Base Types
Console Input and Output Types
With the exception of the design types system, ostream, and istream, all presented types have been
discussed in detail in Section A.2. The system type enables accessing the standard input and output
streams of console applications, i.e. for writing program messages (out), error messages (err), and
reading input from the console (in). The stream types istream and ostream provide basic operations
for reading and writing the other design platform types respectively.
B.1.2 Design Platform Types Constraints
Tab. B.1-B.4 define the value ranges and distance vectors for those types for which these constraints are
applicable. For each integral type and floating point type a distance vector is defined (→ Section 3.3.2).
Since distance vectors override the default computation entirely, the vector defined for a type should include
the type itself. In general, the distance of a type to itself should be the least positive integer in the vector.
Negative distances specify that instances of a type are not assignable to instances of another type. The order
of specification of distances in a vector is not relevant.
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Tab. B.1: Design Platform Integral Types Constraints
Name Domain Distance Vector
bit [0, 1] bit=0, byte=1, short=2, int=3, long=4, float=5, dou-
ble=6, object=7
byte [-128, 127] byte=0, short=1, int=2, long=3, float=4, double=5, ob-
ject=6
short [-32768, 32767] short=0, int=1, long=2, float=3, double=4, object=5
int [-2147483648, 2147483647] int=0, long=1, float=2, double=3, object=4
long [-9223372036854775808,
9223372036854775807]
long=0, float=1, double=2, object=3
Tab. B.2: Design Platform Floating Point Types Constraints
Name Domain Distance Vector
float [-1.40129846432481707e-45,
3.4028234663852885981170418348452e+38]
float=0, double=1, object=2
double [-4.94065645841246544e-324,
1.79769313486231570e+308]
double=0, object=1
Tab. B.3: Design Platform Time Type Constraints
Name Domain Distance Vector
time [-9223372036854775808ps,
9223372036854775807ps]
time=0, long=1, object=2
Tab. B.4: Design Platform Character Type Constraints
Name Domain Distance Vector
char [0, 65535] char=0, int=1, long=2, float=3, double=4, object=5
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<<Integer>>
bit
<<Object>>
object
<<Integer>>
byte
<<Integer>>
short
<<Integer>>
int
<<Integer>>
long
(a) Integral Types
<<Object>>
object
<<Real>>
float
<<Real>>
double
(b) Floating Point
Types
Fig. B.2: Number Types
<<Classifier>>
process
<<Classifier>>
guard
<<Classifier>>
classifier
<<Classifier>>
system
+out : ostream
+err : ostream
+in : istream
<<Classifier>>
istream
<<Classifier>>
ostream
Fig. B.3: System Types
B.2 C/C++ Implementation-Platform
This section overviews the C/C++ implementation platform that is being used for the implementation of
software modules in this thesis. The platform is based on the International Organization for Standardization
(ISO) C++ standard [281] and includes already extensions of the forthcoming update of this standard [282].
It may serve as a starting point for the creation of new platform models. To define this platform model the
"C/C++ Platform Profile", being defined in Section A.6.2, is used.
B.2.1 Packages
Fig. B.2.1 illustrates the packages that comprise the platform. A relatively rich package structure simplifies
managing the various elements comprising the platform. Moreover, packages are used to reflect the packag-
ing of the platform model elements in native directories on the platform. Thereby the package Cpp serves
as placeholder of the root directory.
Cpp - The root of the implementation platform. Contains all primitive implementation types and their
mappings to the respective design platform types.
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<<Cxx ImplementationPlatform>>
Cpp
components
datamodel
utility include
pthreads
OSLF
runtime
cpp
<<merge>>
<<merge>>
<<merge>>
<<merge>>
<<merge>>
<<merge>>
<<merge>>
<<merge>>
Fig. B.4: Packages
datamodel - Contains the data model of the RTR-Manager. The data model comprises the proxy type
for remote types and all required helper elements.
datamodel/include - Contains additional includes of the data model.
datamodel/include/utility - Contains utility includes of the data model, such as for the im-
plementation of smart-pointers.
runtime - Contains the relevant run-time elements of the RTR-Manager. The run-time comprises the
actual RTR-Manager and helper elements. There are different implementations of the run-time for
various languages, such as C/C++ and Java.
runtime/cpp - Contains the C/C++ implementation of the run-time.
OSLF - Contains the model of the operating system abstraction layer framework (OSLF). The OSLF
provides a common light-weight interface to typical operating system services. It is used to implement
active classes and the synchronization of concurrent control flows. The operating system specific
implementations of the OSLF are located in sub-packages of this package.
OSLF/pthreads - Contains the implementation of the OSLF which is based on the Portable Operating
System Interface for Unix (POSIX) threads standard [283].
components - Contains the model compiler components.
The dependencies between the packages are shown in Fig. B.2.1. All packages depend on the Cpp package
since its defines the all implementation types apart from the proxy types for remote objects and the RTR-
Manager. Notice, that the dependencies modeled for an element are automatically used for all its sub-
elements. That is, dependencies are inherited down to containment hierarchy and may be specialized by
sub-elements.
B.2.2 Implementation Types
Implementation types are the key elements of all implementation platforms. The C/C++ platform reflects
the most common data types defined by the C++ standard. Fig. B.6-B.8 show the key data types of this
platform. The interface of the implementation types is mostly straightforward. As will be shown later in this
section , the most of the other implementation types realize core design types whose interface has already
been documented in Section A.2.
The full platform definitions contains minor specializations of some types, such as array types that are spe-
cialized to store primitive types (e.g. int[], short[], et cetera). These specializations are not mandatory
however, but they are used to define the other data types and operations being part of this platform.
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include
(ImplementationPlatforms.Cpp.datamodel)
cpp
(ImplementationPlatforms.Cpp.runtime)
pthreads
(ImplementationPlatforms.Cpp.OSLF)
<<Cxx ImplementationPlatform>>
Cpp
(ImplementationPlatforms)
<<use>>
<<use>>
<<use>>
Fig. B.5: Package Dependencies
The most of the shown implementation types are self explanatory. The implementation types object and
object[] exemplify the usage of virtual roots. Both types are not native C++ types. Instead, they rep-
resent the common root of an inheritance hierarchy. The root types provide operations that are common to
the virtual specializations, such as for assignment operations and implementations of the core operations
of the design types object, object[] and classifier (→ Tab. A.6 on page 144). This approach
reduces the overall modeling effort, since not all operations have to be specialized for all types. Specializa-
tion should be done whenever a there are multiple specializations of an element that have different QoS or
implementations.
Among the modeled implementation types there is one notable exception - the void "type". Commonly,
void is not actually a type but is used to notify that a typed model element does not actually have a type.
For simplicity, void is treated like a primitive data type. Of course, void does not define any features.
<<VirtualRoot>>
<<Cxx ImplementationType>>
object[]
<<VirtualRoot>>
<<Cxx ImplementationType>>
object
<<Cxx ImplementationType>>
void
<<Cxx ImplementationType>>
string
<<Cxx ImplementationType>>
bool
<<Cxx ImplementationType>>
char
<<Cxx ImplementationType>>
short
<<Cxx ImplementationType>>
int
<<Cxx ImplementationType>>
long
<<Cxx ImplementationType>>
float
<<Cxx ImplementationType>>
double
Fig. B.6: Primitive Data Types
In Fig. B.7 predefined classes representing the implementation of the remote object proxy (IHwObject),
the RTR-Manager (RTRManager), and the OSLF (OSLF_xyz) are shown. Thereby specialized classes
for synchronization, implementation of processes, and exceptions are known. As for the primitive types, a
virtual root is used to model a common basis for all C++ classes.
The set of miscellaneous data types is shown in Fig. B.8. These types provide services for system control
(system), basic input (istream) and output (ostream). The types Operation and Statement-
Block exemplify the application of Cxx Operation and Cxx StatementBlock respectively. To
better discuss these concepts, in contrast to all other implementation types, the operations of both types are
shown in the diagram.
The type Operation provides two operations for calling operations synchronously (call) or asyn-
chronously (send). Both operations take an array of parameters that are to be transferred to the receiver
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<<Cxx ImplementationType>>
OSLF_Task
<<VirtualRoot>>
<<Cxx ImplementationType>>
classifier
<<Cxx ImplementationType>>
OSLF_Mutex
<<Cxx ImplementationType>>
RTRManager
<<Cxx Remote>>
IHwObject
<<Cxx ImplementationType>>
OSLF_TaskException
Fig. B.7: Complex Data Types
<<Cxx Operation>>
Operation
return( return_parameter : object ) : void{ImplementationLatency=(0,’Cycle’)}
send( parameters : object[] ) : void{ImplementationLatency=(5,’Cycle’)}
call( parameters : object[] ) : void{ImplementationLatency=(5,’Cycle’)}
<<Cxx StatementBlock>>
StatementBlock
+execute() : void{ImplementationArea=(3, ’Byte’), ImplementationLatency=(0,’Cycle’)}
+execute( condition : bool ) : void{ImplementationLatency=(1,’Cycle’)}
<<Cxx ImplementationType>>
istream
<<Cxx ImplementationType>>
system
<<Cxx ImplementationType>>
ostream
Fig. B.8: Miscellaneous Data Types
object. The return operation returns an object back to the caller of a previous operation invocation. For
all operations the QoS-constraints are shown.
StatementBlock represents the concept of statement blocks that are executed within the context of the
same behavior. The transfer of control between the blocks can be performed conditionally or uncondition-
ally. For both schemes a respective operation is modeled. Thereby a strict object-oriented approach is taken.
Statement blocks are ordinary objects that can send and receive messages which cause control transfers be-
tween the blocks. Software implementations may map these operations to unconditional and conditional
branch instructions of a microprocessor respectively.
Tab. B.5: IHwObject Interface Description (→ Fig. B.7)
Parameter Description
asgn(in IHwObject: other):IHwObject
Assign an instance of IHWObject to the current instance of IHwObject.
other The instance that is assigned to the instance on which the assignment is invoked.
eq(in IHwObject: other):bool
Compare an instance of IHWObject to the current instance of IHwObject.
This operation checks if both references refer to the same physical instance.
other The instance for which to check if it is the same instance as the one on which
the operation is invoked.
return Returns true if the current instance reference and the instance denoted by
other refer to the same physical instance. Otherwise, false is returned.
neq(in IHwObject: other):bool
Compare an instance of IHWObject to the current instance of IHwObject.
This operation checks if both references do not refer to the same physical
instance.
continued on next page
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continued from previous page
Parameter Description
other The instance for which to check if it is not the same instance as the one on
which the operation is invoked.
return Returns true if the current instance reference and the instance denoted by
other do not refer to the same physical instance. Otherwise, false is returned.
create(in type_id: int):type
Create a new instance of a remote object with a given type. If successful, an
instance of the remote type is returned. In case the run-time environment was
not able to create an instance null is returned.
type_id The identifier of the type that is to be instantiated. The type identifiers are
computed by MOCCA. The association between the identifiers and types is
made explicit in the hardware object model (→ Section 5.5).
destroy():void
Destroy an instance of a remote object type.
read(in address: int):type
Read a remote object from a specified address. The return parameter type must
be specialized in order to enable the model compiler to determine the number of
bytes and data representation of the read object.
address The address of the object to be read. This address is relative to the start address
of the remote object that encapsulates the read object in the address space of the
master node. This object is proxied by the instance of IHwObject on which
the operation is called.
return Returns the object that is accessible at the given address and having the data
type type.
read(in address: int, in size: int):type[]
Read a number of remote objects from a specified address. The base type of the
return parameter type must be specialized in order to enable the model compiler
to determine the number of bytes and data representation of the read objects. All
objects are assumed having the same type.
address The address of the first object to be read. This address is relative to the start
address of the remote object that encapsulates the read objects in the address
space of the master node.
size The number of objects to be read.
return Returns the objects that are accessible at the given address and having the data
type type.
write(in address:int, in val: type):void
Write an object instance to the specified relative address.
address The address to which the object is to be written. This address is relative to the
start address of the remote object that will encapsulate the written object in the
address space of the master node.
val The object to be written. The type of the object type must be specialized in order
to allow the model compiler to determined the written number of bytes and the
data representation.
write(in address:int, in values: type[], in size: int):void
Write a number of object instances to the specified relative address.
address The address to which the first object is to be written. This address is relative to
the start address of the remote object that will encapsulate the written objects in
the address space of the master node.
continued on next page
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Parameter Description
val The objects to be written. The type of the object type must be specialized in
order to allow the model compiler to determined the written number of bytes
and the data representation.
size The number of objects to be written.
execute(in address:int, in mask: char):void
Execute the operation(s) in the remote object. The execution is blocking until all
operations defined in the mask have finished their execution.
address The address of the control register of the operation(s) to be executed.
mask The mask whose set bits denote the operations to be executed.
start(in address:int, in mask: char):void
Start the operation(s) in the remote object. After starting the operation(s) the
call returns immediately, i.e. its a non-blocking call. The remote operations are
started asynchronously to the caller.
address The address of the control register of the operation(s) to be executed.
mask The mask whose set bits denote the operations to be started.
waitDone(in address:int, in mask: char):void
Wait for the end of execution of remote operation(s). The wait is blocking.
address The address of the control register of the operation(s) being executed.
mask The mask whose set bits denote the operations being executed. The operation
waits for the end of execution of all operations whose control bit is set in the
mask.
B.2.3 Type Mappings
Fig. B.9-B.11 define the mappings of design platform types to types of the C++ implementation platform.
All design types are part of the design platform model. As one would expect, the mappings between the
types are straightforward.
The realizing types must satisfy the same contract as the realized type. That is, they must have the same
value ranges and must provide operations that provide the same functionality as is provided by the respective
design types.
<<VirtualRoot>>
<<Cxx ImplementationType>>
object
<<VirtualRoot>>
<<Cxx ImplementationType>>
object[]
<<Cxx ImplementationType>>
string
<<VirtualRoot>>
<<Cxx ImplementationType>>
classifier
<<DesignType>>
object
<<DesignType>>
classifier
<<DesignType>>
object[]
<<DesignType>>
string
<<realize>>
<<realize>>
<<realize>>
<<realize>>
Fig. B.9: Base Primitive Type Mappings
B.2.4 Model Compiler Components
The employed compiler components are shown in Fig. B.12. MOCCA_Cpp_Mapper and MOCCA_Cpp_-
Estimator represent the platform-specific mapper and estimator components. Both of them are used by
MOCCA during platform mapping. The component MOCCA_Cpp_Generator realizes the generator and
is being used during synthesis to generate the software modules. These software modules are interpreted by
a design flow that is proxied by the Make_Software_Modules component. This component triggers
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<<Cxx ImplementationType>>
bool
<<Cxx ImplementationType>>
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<<Cxx ImplementationType>>
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void
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<<Cxx ImplementationType>>
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<<DesignType>>
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<<DesignType>>
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Fig. B.10: Primitive Type Mappings
system
<<Cxx ImplementationType>>
OSLF_Mutex
<<Cxx ImplementationType>>
OSLF_Task
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Fig. B.11: Complex Type Mappings
the execution of the lower level compilation by means of a Makefile. This approach adds flexibility, since
it is more independent from the actual compiler tool chain. The presentation of the compiler component
interfaces is outside the scope of this thesis, since this would it require the presentation of compiler internals.
The employed component interfaces are likely to change for the same model compiler in the course of time
and they will be fairly different for different model compilers, of course.
B.2.5 UML-to-C++ Mapping
Tab. B.6 overviews the mapping of UML model elements to the respective constructs of the C++ language.
The mapping is straightforward and common to software implementations of UML models. The mappings
are incorporated into the generator component of this implementation platform.
B.3 VHDL Implementation-Platform
The VHDL implementation platform is used to implement hardware modules for those model elements that
have been mapped to reconfigurable hardware. It supports the latest VHDL standard. However, since the
focus of this platform is synthesis just the synthesizable language subset is supported. As for the C/C++
implementation platform the purpose of the following sections is to give an overview of the most important
concepts of this platform. Thereby the focus is on the concepts that are relevant to understand the examples
in this thesis rather than on completeness of presentation. The platform utilizes the "VHDL Implementation
Platform Profile" that is defined in Section A.6.3.
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Fig. B.12: MOCCA Compiler Components
B.3.1 Packages
The VHDL implementation platform contains the packages shown in Fig. B.13. The package and library
concept of VHDL is not directory-based as in C/C++ and most other languages. Packages are files con-
taining VHDL declarations and definitions that can be reused in several designs. Libraries, or better design
libraries, are defined in the language reference manual as a storage for previously analyzed design units.
The implementation of the storage is up to the tool chain.
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VHDL
std_logic_1164 std_logic_arith mocca_pkg
<<VHDL Library>>
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work
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Fig. B.13: Packages
VHDL - The root of the VHDL implementation platform model. The package structure underneath this
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Tab. B.6: UML-to-C++ Mappings
UML Model Element C++ Construct UML Model Element C++ Construct
Structural Elements
Artifact File(s) Component Set of Classes
Package Folder Class Class
Interface Abstract Class Property (Attribute) Attribute
Behavioral Elements
Operation Element Function Parameter Argument
Activity Operation Impl. ActivityNode/Edge Statement,
Expression
ActivityGroup (basic
block)
Basic Block ActivityGroup (no basic
block)
Statement Block
ConditionalNode if-then-else,
switch
LoopNode for, do-while,
while
Relationships
Generalization Class Inheritance Usage Dependency Inclusion of
Header-File
(#include)
Auxiliary Model Element Properties
VisibilityKind
public public protected protected
private private package public
Scope (Feature.isStatic)
true Class Feature false Instance Feature
ChangeabilityKind
unrestricted Variable/Attribute readOnly Constant (#define)
addOnly not relevant removeOnly not relevant
ParameterDirectionKind
return Return-Parameter in Argument
out Pointer-Argument inout Pointer-Argument
package resembles the standard VHDL library and package structure.
IEEE - A standard resource library being defined by the Institute of Electrical and Electronics Engineers
(IEEE).
IEEE/std_logic_1164 - Standard package defining the multivalue standard logic types and respec-
tive simple operators and functions.
IEEE/std_logic_arith - Standard package that complements the std_logic_1164 package
by additional arithmetic operators and functions.
IEEE/numeric_std - Standard package that complements the std_logic_116 package by addi-
tional arithmetic operators and functions. The package is design toward synthesizability.
work - The standard working library. In this library all design units that have been analyzed during
synthesis are stored. The library contains all user-defined design units that are not stored in dedicated
resource libraries. Design units that are generated from the design model are stored in this library.
work/mocca_pkg - MOCCA-specific package that contains the data types (mBYTE, mSHORT, and
mINT) specializing the standard logic types. The package contains additional operators and functions
to work with these types.
components - Contains the model compiler components.
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Fig. B.14 illustrates the dependencies between the packages and libraries. All design units that have been
generated from design models depend on the standard IEEE libraries and packages. Also, since these units
use the MOCCA-specific VHDL types, they depend on the package mocca_pkg.
All modeled dependencies are translated by the model compiler into respective VHDL library clauses and
use clauses. A dependency on a package is translated into an import of all elements of the respective
package, while a dependency on specific element is translated into an element-specific import. This ensures
that designers can select the proper elements to be imported directly through the model.
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mocca_pkg
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<<use>>
<<use>>
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<<use>>
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Fig. B.14: Package Dependencies
B.3.2 Implementation Types
In Fig. B.15 the most important part of the type hierarchy of the VHDL implementation platform is illus-
trated. At the core of this hierarchy are the standard IEEE types std_logic and std_logic_vector.
Since std_logic_vector represents an array type, i.e. a bundle of instances of std_logic, it is
derived from object[]. The type std_logic is a primitive type whose instances represent individual
signals.
The type std_logic_vector is specialized and restricted to a fixed number of signals. This is done via
the std_logic_vector<x>, whereas x is a positive integral number. The vector comprises x individual
signals. The left index and the right index of the signals is set using the constraints VHDL BitVector
LeftIndex and VHDL BitVector RightIndex respectively. The types mBYTE, mSHORT, and
mINT simplify adding new operators and functions to the specialized standard logic vectors. These types
are located in the package mocca_pkg.
Notably, the current VHDL implementation platform does not contain any floating point types. Such types
may be added in a straightforward manner. However, the implementation of floating point operations using
digital logic is generally expensive in terms of required chip area and latency. For example, a freely available
combinational 11-Bit exponent, 52-Bit mantissa floating point multiplier requires about 25% of the overall
slices of a Xilinx Virtex-II 3 million gate device [284]. Very good introductory material on the computer
arithmetic hardware design can be found in [285].
As for C/C++, the "type" void has been added to the platform to simplify modeling of typed model
elements. Although, void is not defined in VHDL it is introduced to explicitly express in the platform
model that some typed model element does not actually have a type, i.e. that the model element is not used.
The semantics of the types classifier and type is given by the respective design platform types. This
is expressed in the type mappings.
All previously documented implementation types are mainly used to implement user-specific behavior. In
the following the implementation types realizing implementation components of this platform are presented.
These components are used to integrate user designs into the execution environment.
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Fig. B.15: Primitive Data Types
The implementation types implementing clock generators and the communication component are shown in
Fig. B.16(a) and B.16(b). Two separate implementation types are used to model the entity and architecture
part of each design unit (→ Section 2.2.1). Again, the modeled types proxy the actual VHDL implementa-
tion of the components and make them applicable on the modeling level.
Clocking and Communication Types
The clock generator (clock_dcm and clock_dcm_struct) refreshes the clock signal and makes it
available at its output. Since clock preparation generally requires analog hardware support the implemen-
tation of clock generators is specific to some device or device family. The current implementation uses
the digital clock manager (DCM) component which is available in the latest Xilinx FPGA device fami-
lies [20, 21, 66].
<<VHDL Entity>>
clock_dcm
<<VHDL Architecture>>
clock_dcm_struct
(a) Clocking Types
<<VHDL Entity>>
PLX9080_PCI_BIU
<<VHDL Architecture>>
PLX9080_PCI_BIU_mixed
(b) Communication Types
Fig. B.16: Clocking and Communication Implementation Types
The target platform that is used for desktop computer-based examples in this thesis contains an add-on
FPGA card. This card is attached to the peripheral component interconnect (PCI) bus of the computer
system using a 9080 PCI input/output (I/O) accelerator device from PLX [286]. The PCI interface of this
device that is visible to the FPGA is interfaced to the MOB bus (→ Section 5.4.2). This interfacing is im-
plemented by in a dedicated hardware design (PLX9080_PIC_BIU and PLX9080_PIC_BIU_mixed).
Because the hardware designs can also be reset over the native PCI bus reset signal this design unit also
implements the reset generator.
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Storage Types
Two types of storage are offered by the VHDL implementation platform - registers and memory blocks. The
available register types are illustrated in Fig. B.17. All registers are dual-ported, comprising an external
and a local interface. Both interfaces have data width of 8 Bit and use the same clock. The external
port is accessible from the environment of the hardware design. The local interface is connected to the
application-specific logic. For the local interface different read/write modes are available. If the application
only performs read or write accesses on the local interface a register that supports just this particular access
model can be used. For the implementation of control registers a special register type exists that simplifies
the reset of individual register bits on the local port.
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Fig. B.17: Register Implementation Types
Fig. B.18(a) and B.18(b) document the implementation types that are used for the implementation of mem-
ory blocks. Like registers, all memory blocks are dual-ported. To simplify their automated integration into
hardware designs memory blocks are wrapped by additional glue logic. This logic aligns the native interface
of the physical memory device to the MOB.
The target hardware contains two types of memory blocks, namely BlockRAMs and zero bus turnaround
time (ZBT)-RAM. BlockRAMs are memory blocks being embedded into the FPGA. Their number and
size depends on the particular device. The width of the data interface is configurable. On a Xilinx Virtex-II
device all BlockRAMs have size 16 KBit. The storage depth is determined from the size and the width of
the data interface. The current VHDL implementation platform model comprises three different versions of
BlockRAM interfaces, bram16_32xw_xst and bram16_32xw_xst_struct, whereas w stands for
the width in number of individual bits comprising the local data . The width of the external data interface is
32 Bit, which is denoted by the 32 in the name1.
Additionally, the target platform contains one ZBT-RAM component of 2 MBytes. The width of both the
local and the external data interface is 32 Bit. Since the physical memory is single ported, the second port
is realized in the glue logic.
Implementation Component Interface Types
Implementation types are used to realize implementation components. These components are automatically
integrated into hardware designs by the model compiler. In order to simplify hardware generation and to
make implementation components applicable to an automated approach, their interfaces must be standard-
ized (→ Section 3.3.4).
1 Notice, that the name of the BlockRAMs is not interpreted by MOCCA.
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Fig. B.18: Memory Blocks Implementation Types
In the following the standard implementation component interfaces of the VHDL implementation platform
are presented. Although, for the purpose of presentation UML interfaces are used, this does not imply,
however, that UML interfaces are also used for the modeling. In fact, from the model compilers point of
view it is only important that a specific set of features is available, but it is not important in which context
UML interface these features are defined. This gives the component designer more freedom in modeling
interfaces according to the requirements of the platform rather than the restrictions of the model compiler.
Fig. B.19-B.22 illustrate the standard interface types of MOCCA. Except from processing components, for
each supported type of implementation component a set of standard interfaces is defined. The interface of
processing components is determined by their realizing implementation types. Processing components are
not instantiated as single entity, but they are implicitly realized by the types instantiated in user designs and
glue logic.
In the interface definition the IEEE standard type system for multivalued logic is used, i.e. std_logic and
std_logic_vector. The model compiler is not restricted to these types however. Instead, any imple-
mentation types that realize the design platform types bit and bit[] can be used. Moreover, all instances
of std_logic_vector must be specialized to reflect the actual vector size. For instance, to state that the
parameter data in the interface CommLocalAccess (→ Fig. B.20) is 32 Bit, the respective parameter
type must be set to std_logic_vector<32>. Recall, that the VHDL type std_logic_vector has
an unrestricted size and is therefore not synthesizable.
All signals are considered active high. That is, if a signal carries a one this corresponds to the logical activity
of the signal while a driven zero represents logical inactivity.
Tab. B.12: Memory Block Interface Description
Parameter Description
Interface MemBlockLocalAccess (→ Fig. B.22)
Operation local_access
continued on next page
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continued from previous page
Parameter Description
This operation must be implemented by storage components that are stereotyped
StorageComponent and that represent memory blocks. The operation implements
the local interface of the storage. This interface is being connected to the application-
specific logic. The local interface must implement the MOB protocol.
i_data Represents the data bus of the storage component. The width of the data bus is the size
of one addressed word.
i_enable The parameter determines the activity of a transfer on the bus. A transfer is active
whenever the enable is active.
i_rw The parameter determines the direction of the current transfer on the MOB. It is only
valid when i_enable is active. A write transfer is pending when the value carried
by this parameter is active.
i_address Represents the address bus of the MOB. Each address represents a word whose width
is the width of the data bus (i_data).
ack Acknowledges the success of the currently pending transfer to the logical master of
the transfer. The provision of this parameter is optional. If not implemented the pa-
rameter is active by default. The implementation must ensure that no loss of data can
occur. This parameter can be used to enable the communication between components
operating at different transfer rates.
Interface MemBlockExternalAccess (→ Fig. B.22)
Operation external_access
This operation must be implemented by storage components that are stereotyped
StorageComponent and that represent memory blocks. The operation implements
the external interface of the storage. This interface is being connected to the commu-
nication component. The external interface must implement the MOB protocol.
x_data Represents the external data bus of the storage component. The data bus is divided into
multiple byte lanes. The number of byte lanes equals the width of the parameter be.
Consequently, the width of the data bus must be divisible by eight.
x_enable The parameter determines the activity of a transfer on the bus. A transfer is active
whenever the enable is active.
x_rw The parameter determines the direction of the current transfer on the MOB. It is only
valid when x_enable is active. A write transfer is pending when the value carried
by this parameter is active.
x_address Represents the address bus of the MOB. Each address represents a word whose width
is the width of the data bus (x_data). Individual bytes within the word are addressed
by a dedicated byte enable parameter (x_be).
x_be Represents the byte enable of the MOB and is logically a part of the address bus. The
parameter comprises as many individual signals as there are byte lanes on the data
bus. Each bit of x_be controls the activity of a byte lane. Thereby the leftmost bit
controls byte lane zero and the rightmost bit controls the rightmost byte lane. The
signals comprising a byte lane may only be driven if the corresponding byte enable
signal is active.
x_ack Acknowledges the success of the currently pending transfer to the logical master of
the transfer. The provision of this parameter is optional. If not implemented the pa-
rameter is active by default. The implementation must ensure that no loss of data can
occur. This parameter can be used to enable the communication between components
operating at different transfer rates.
B.3.3 Implementation Components
Implementation components are building blocks that are used to construct hardware or software designs.
On the modeling level, each implementation component is realized by one or more implementation types.
The implementation types of the VHDL implementation platform have been presented previously in this
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Tab. B.7: Clocking Interfaces Description
Parameter Description
Interface SetClock (→ Fig. B.19(a))
Operation setClock
This operation is provided by hardware design units that are clocked by an external clock-
ing source. The provision of this operation by hardware designs is optional.
clock The parameter carries the clock signal.
Interface GetClock (→ Fig. B.19(a))
Operation getClock
This operation is provided by hardware designs providing a clock source at their output,
such as clock generator components.
return The current state of the clock is given by the return parameter.
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Tab. B.8: Reset Interfaces Description
Parameter Description
Interface SetReset (→ Fig. B.19(b))
Operation reset
This operation is provided by hardware design units that have an reset input. The provision
of this operation by hardware designs is optional.
reset This parameter carries the reset signal.
Interface GetReset (→ Fig. B.19(b))
Operation reset
This operation is provided by hardware designs providing a reset source at their out-
put. It must be implemented by reset generator components that are stereotyped
ResetGenerator.
return The current state of the reset is given by the return parameter.
Tab. B.9: Communication Interface Description
Parameter Description
Interface CommLocalAccess (→ Fig. B.20)
Operation local_access
This operation must be implemented by communication components that are stereo-
typed CommunicationComponent. The operation implements the local interface of
the communication interface. This interface is being connected to the register file and
application-specific logic. The external interface is not standardized, since it is specific
to the employed communication network. The local interface must implement the MOB
protocol.
data Represents the data bus of the communication component. The data bus is divided into
multiple byte lanes. The number of byte lanes equals the width of the parameter be.
Consequently, the width of the data bus must be divisible by eight.
enable The parameter determines the activity of a transfer on the bus. A transfer is active whenever
the enable is active.
rw The parameter determines the direction of the current transfer on the MOB. It is only
valid when enable is active. A write transfer is pending when the value carried by this
parameter is active.
address Represents the address bus of the MOB. Each address represents a word whose width is
the width of the data bus (data). Individual bytes within the word are addressed by a
dedicated byte enable parameter (be).
be Represents the byte enable of the MOB and is logically a part of the address bus. The
parameter comprises as many individual signals as there are byte lanes on the data bus.
Each bit of be controls the activity of a byte lane. Thereby the leftmost bit controls byte
lane zero and the rightmost bit controls the rightmost byte lane. The signals comprising a
byte lane may only be driven if the corresponding byte enable signal is active.
ack Acknowledges the success of the currently pending transfer to the logical master of the
transfer. The provision of this parameter is optional. If not implemented the parameter is
active by default. The implementation must ensure that no loss of data can occur. This
parameter can be used to enable the communication between components operating at
different transfer rates.
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Tab. B.10: Data Register Interfaces Description
Parameter Description
Interface RegLocalAccess (→ Fig. B.21(a))
Operation local_access
This operation must be implemented by all registers. It represents the local interface of
the register, i.e. the interface that is accessed by the application-specific logic.
i_data Represents the data port of the register. The width of this port is user-definable. To
get a good compromise between fragmentation and additionally required glue logic a
width of 8Bit is recommended. The values carried by the parameter is only valid when
i_enable is active. The data is driven by the register, when i_rw is inactive. The
data is stored in the register at a rising clock edge (→ SetClock interface) when i_rw
is active. If the register is written concurrently by multiple sources the stored value
is indeterminate. Implementations of this interface may vary the direction kind of this
parameter in order to implement registers that can only be read or written on the local
interface.
i_enable Controls the validity of the data. If active, the data is considered valid.
i_rw Determines the transfer direction of the data. The value carried by this parameter is only
valid, if a transfer is pending. When active, the data carried by i_data is written to
the register. Inactivity of this parameter signals a read transfer. That is, the data must be
driven by the register.
Interface RegExternalAccess (→ Fig. B.21(a))
Operation external_access
This operation must be implemented by all registers. It represents the external interface
of the register, i.e. the interface that is connected to the local interface of the commu-
nication component (→ Tab. B.9). The protocol is determined by the communication
component. The interface must implement the MOB protocol.
x_data Represents the data port of the register. The width should be equal to the width of a
byte lane on the local interface of the communication component. The values carried
by the parameter is only valid when x_enable is active. The data is driven by the
register, when x_rw is inactive. The data is stored in the register at a rising clock edge
(→ SetClock interface) when x_rw is active. If the register is written concurrently
by multiple sources the stored value is indeterminate.
x_enable Controls the validity of the data. If active, the data is considered valid.
x_rw Determines the transfer direction of the data. The value carried by this parameter is only
valid, if a transfer is pending. When active, the data carried by x_data is written to
the register. Inactivity of this parameter signals a read transfer. That is, the data must be
driven by the register.
x_ack This optional parameter is used to acknowledge the success of the current transfer to the
component that initiated the transfer (i.e. the transfer master). When active, the transfer
is considered successful and can be finished.
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Fig. B.22: Memory Block Interfaces
Tab. B.11: Control Register Interfaces Description
Parameter Description
Interface CRegLocalAccess (→ Fig. B.21(b))
Operation local_access
This operation must be implemented by all control registers. It represents the local in-
terface of the register, i.e. the interface that is accessed by the application-specific logic.
go Represents the data port of the register. The width of this port is user-definable. To get
a good compromise between fragmentation and additionally required glue logic a width
of 8Bit is recommended. If the register is modified concurrently by multiple sources the
stored value is indeterminate. The individual bits of the parameter represent GO signals.
The parameter is always driven by the register.
Operation reset
This operation must be implemented by all control registers. It represents the local reset
interface of the register. The operation allows the application-specific logic to reset
individual bits of the go parameter on the local interface.
done Represents the reset vector. Each bit of this vector corresponds with the bit at the same
position of the go parameter in the local_access operation. The activation of a bit
resets, i.e. inactivates, the corresponding go bit. The parameter must always be driven.
section. Fig. B.23-B.25 define the realization of the implementation components of this platform with the
implementation types. The processing component, which is not shown in the figures, is realized by all
implementation types which are used to realized application-specific designs.
The mere specification of component interfaces is not sufficient for defining the principal structure of the
hardware designs that can be constructed with the components. Additionally, the associations between
the components in terms of provided and required interfaces must be defined. In UML this is done using
interfaces and ports. For a clear presentation, the component structure is given in two separate figures
Fig. B.26 and Fig. B.27, which define the clocking and data exchange between the components of the
implementation platform.
The coupling between components is loosely defined. That is, most components provide interfaces but do
not directly require particular interfaces to be provided by other components. For example, in Fig. B.26 the
component SystemClock provides the interface GetClock, which enables other components to get the
current clock. Likewise, components such as BlockRAM and RF provide the SetClock interface. None
of the components implementing the SetClock interface require the existence of a component offering
the GetClock interface however. This relationship is established by the model compiler.
A central clock generator component provides the clock for all other implementation components. The
components themselves may use further clocks internally, however. The clock generator component pro-
vides the clock signal on a dedicated port that implements the GetClock interface. The sinks, with respect
to the clock signal, provide the SetClock interface.
All data exchange among the implementation components is done only via the publicly visible interfaces.
Thereby different interfaces are used in order to accomplish the different semantics of the component types.
As can be seen in Fig. B.27, the reconfigurable fabric (RF) does not predefine a dedicated interface to
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Fig. B.23: Clocking and Communication Implementation Components
communicate with the storage components. Instead, the interface is generated by the model compiler de-
pending on the storage component types that are actually accessed by the fabric. Conceptually, the ports
and interfaces are adopted to the requirements of the current design.
B.3.4 Type Mappings
The type mappings of the platform are given in Fig. B.28 and Fig. B.29. Only the subset of imple-
mentation types that directly realizes design types is mapped. Thereby a VHDL implementation type can
implement one or more design platform types, which is a consequence of lowering the level of abstraction.
All mapped types that are used directly in user designs are realized basically using either std_logic or
std_logic_vector.
B.3.5 Model Compiler Components
The model compiler components of the VHDL platform are illustrated in Fig. B.30. For the platform map-
ping and synthesis two components that are specialized in synthesizing designs that use the MOB are used.
This is because the mapper implements MOB-specific transformations, such as the array access transfor-
mation (→ Tab. C.3). These transformations are embodied into actual hardware modules by the generator
component. The estimator component is fairly generic since it performs estimation after transformation.
Consequently, it does not require additional knowledge of the MOB.
Each MOCCA_VHDL_Generator is associated with an instance of Xflow_Script_Generator. The
208 B. Platform Models
<<VHDL StorageArchitecture>>
DPLW_Reg8_s_behavioral
<<VHDL StorageArchitecture>>
DPLR_Reg8_s_behavioral
<<VHDL StorageArchitecture>>
DP_Reg8_s_behavioral
<<StorageComponent>>
DP8SRegister
{Allocatable}
RegExternalAccess RegLocalAccess
<<VHDL Entity>>
DPLW_Reg8_s
<<VHDL Entity>>
DPLR_Reg8_s
<<VHDL Entity>>
DP_Reg8_s
SetClock
DPLR/DPLW_Reg8_s 
inherit same interfaces 
as DP_Reg8_s (not 
shown for lack of space)
<<realize>><<realize>>
<<realize>>
<<realize>>
<<realize>>
<<realize>>
<<realize>> <<realize>>
<<realize>>
(a) Data Register Component
<<StorageComponent>>
DP8SCRegister
{Allocatable}
<<VHDL Entity>>
DP_RSFF8_s
<<VHDL StorageArchitecture>>
DP_RSFF8_s_behavioral
RegExternalAccess CRegLocalAccessSetClock
<<realize>><<realize>> <<realize>>
<<realize>>
<<realize>>
(b) Control Register Component
Fig. B.24: Register Storage Components
latter is responsible for generating synthesis scripts for each generated hardware module. The synthesis
scripts are specific to the Xilinx Synthesis Tools (XST) Xflow synthesis flow [253]. This generator is
invoked repeatedly by the VHDL generator during synthesis and retrieves all necessary information to be
included into the script. For instance, this generator collects for each generated hardware module the files
that comprise the design of the module. Moreover, all constraints are collected and passed on to the lower
level synthesis flow. At the end of system-level synthesis, when all synthesis scripts have been generated,
the script generator invokes the actual synthesis process for each generated script. Notice, that the Xilinx
synthesis specific compiler components are modeled in a nested XST implementation platform which is not
shown here.
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Fig. B.25: Memory Block Components
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Fig. B.27: Data Exchange between Implementation Components
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Fig. B.28: Primitive Type Mappings
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B.3.6 UML-to-VHDL Mapping
Tab. B.13: UML-to-VHDL Mappings
Model Element VHDL Construct
Structural Elements
Artifact (stereotyped
"Configuration")
technology dependent, Bitstream (on RTR-FPGA)
Component Entity/Architecture: instantiates Classes, Communication Interface, and
implements Address Decoders, Register File, Message Dispatch
Package Folder
Class Entity/Architecture: instantiates Operations
Interface not relevant
Property (Attribute) Register, Storage Component (dual-ported)
Variable Latch, Storage Component
Behavioral Elements
Operation Entity/Architecture: contains Activity and auxiliary logic
Parameter Register, Storage component (dual-ported)
Activity 3 Processes (FSM, data-path, sync) and auxiliary logic
Relationships
Generalization multiplexed polymorphic Operations
Usage Dependency Inclusion of Package or Library
Auxiliary Model Element Properties
VisibilityKind
all public
Scope (Feature.isStatic)
true Class Feature
false Instance Feature
ChangeabilityKind
unrestricted Variable/Attribute
readOnly constant
addOnly not relevant
removeOnly not relevant
ParameterDirectionKind
return, out external read-only, local write-only Register, Storage Component
in external write-only, local read-only Register, Storage Component
inout external and local read/write Register, Storage Component
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B.4 Deployment Platform Model
This section gives an overview of the deployment platform model that is used for the examples in this thesis.
The platform is a standard desktop PC which is augmented by a FPGA add-in card. This computer system
was used to perform all tests regarding execution time and compilation time. It possesses the following
hardware architecture properties and relevant software packages:
• Processor: Intel Pentium 4, 2400 MHz [268]
• Chipset: Intel i854PE
• Physical Memory: 1 GByte (PC2100 133MHz)
• FPGA Add-In Card: Alpha Data ADM-XRC-II PCI [287]
– Xilinx Virtex-II (3 million gate equivalents, 96 Block-RAMs, 1152 Pins), Speedgrade 5 [21]
– 100 MHz
– 6 MByte ZBT RAM
– PLX 9080 PCI bridge [286]
• Operating System: Windows 2000/XP
• C/C++ Compiler: GNU gcc C/C++ compiler 3.2.3
• Logic Synthesis: Xilinx ISE 7.1, WebPack 8.1
The hardware architecture is modeled using the "Deployment Platform Profile" which is presented in Sec-
tion A.6.4. This platform provides the deployment locations and resources that are available for the execu-
tion of design implementations.
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<<Microprocessor>>
<<SystemMaster>>
h0
VHDL
<<ImplementationPlatform>>
<<FPGA>>
h1
<<CommunicationPath>>
System Bus
+master
1
+slave
1
<<realize>> <<realize>>
Fig. B.31: Deployment Platform Overview
The platform comprises two nodes h0 and h1, whereas h0 acts as master node. The nodes are connected
by a communication path. The constraints being defined for the nodes are given in Tab. B.14. Additional
constraints, such as the package type and the speed grade may be defined in the model. Such constraints are
not interpreted by MOCCA and thus they are not part of the profiles. MOCCA does, however, handle this
information transparently and passes them to the lower level flow.
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Tab. B.14: Deployment Platform Nodes Constraints
Constraint/Tagged Value (Prop-
erty)
h0 h1
Constraints
Allocatable true
Tagged Values (Properties)
ClockCycle 0.416 ns 10 ns
ImplementationArea 1 GByte 3000000 Gate
StaticActivity-
SchedulingPolicy
asap
StaticActivity-
SchedulingSlots
4 -
AddressAlignment - TypeInstanceSize
BaseAddress - determined dynamically by the
operating system
C. MODEL TRANSFORMATIONS
C.1 Primitive Transformations
Tab. C.1: MOCCA Primitive Transformations
Transformation Description
bind/unbind({Resource Service},
Model Element)
Bind/unbind a set of resource services from the element. In case of
bind the element is realized with the resource services in the set.
join/split(Feature, Class) Join (split) a feature, like attribute or operation, to (from) a class.
In case of join the class will encapsulate the feature.
join/split(Class, Component) Join (split) a class to (from) a component. In case of join the com-
ponent will realize the class.
join/split(Component, Node) Join (split) a component to (from) a node. In case of join the com-
ponent is deployed on the node.
join/split(Feature, Class) Join (split) a feature, like attribute or operation, to (from) a class.
In case of join the class will encapsulate the feature.
join/split(Class, Component) Join (split) a class to (from) a component. In case of join the com-
ponent will realize the class.
join/split(Component, Node) Join (split) a component to (from) a node. In case of join the com-
ponent is deployed on the node.
implement(Behavior, Operation) Associates the behavior to the operation. The behavior defines the
implementation of that operation. The operation provides the in-
terface to the behavior.
implement(Behavior, Class) Associates the behavior to the class. The behavior defines the states
the instances of the class may be in during their life-time.
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C.2 Technology Independent Transformations
Tab. C.2: MOCCA Technology Independent Optimizations
Transformation Flaga Description
pruning a Eliminate unused model elements from the model. This
transformation works on all kinds of model elements in the
hierarchy. The optimization leads to an improvement in area and
power. It is enabled by local and global control-flow analysis.
Operations that are never invoked and classes that are never
instantiated directly or indirectly through their specializations, are
excluded from platform mapping and synthesis.
common-sub-
expression
elimination
p Eliminate MAL expressions evaluating to the same result. Such
expressions are replaced by references to a single computation of the
result [229].
dead-code
elimination
p Remove MAL expressions whose result is never used [229].
unreachable-code
elimination
p Remove MAL expressions and statements that are never
evaluated [229].
copy propagation a Replace copies of an expression by the original expression. This
optimization can enable arithmetic/logic optimizations, improve
scheduling, and reduce register/memory consumption [229].
loop unrolling p Unroll several iterations of loops. This optimization may enable
further optimizations (elimination of common sub-expressions, loop
index variables, and dead code) at the cost of possible code
bloat [229].
loop index
variable
elimination
p Copy propagation of the index variable of a completely unrolled
loop. Since the propagated copy is constant this is also an instance of
constant propagation [159].
unused variable
elimination
p Remove local variables that are neither defined nor used. Local
variables that are defined but not used are removed by dead-code
elimination.
variable merging p Merge variables with the same type and mutual exclusive lifetimes
into a single variable. This generally causes the reduction in registers
and memory. In hardware variable merging can require the
allocation of additional multiplexers [175].
arithmetic/logic
simplifications
p A group of optimizations, including operator strength reduction,
elimination of algebraically or logically equivalent computations,
and constant folding [229].
constant
propagation
p Replace uses variables that carry a constant value by the constant as
long as the variable is not assigned a different value. Using extensive
control- flow and data-flow analyses constant propagation is
performed within individual behaviors and between behaviors by
analyzing the message exchange in the model [229].
loop invariant
code motion
p Move expressions of a loop body that do not depend on the
execution of the loop before the loop header [229].
a a - automatic, m - manual, p - parameterizable
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Tab. C.3: MOCCA Technology Independent Optimizations
Transformation Flaga Description
inlining p Replace the invocation of a behavior by the behavior itself. This
optimization eliminates the invocation and may pave way for latency
optimizations. Code explosion is a frequent negative side effect. The
inlined behavior must not be inclusion polymorphic [229]. Used if a
platform does not support the implementation of invocation actions.
exlining m Exline activity groups from their behaviors, and associate the
activity group with a new behavior. The activity group is replaced by
an invocation action in the original behavior. Represents the reverse
operation of inlining. Used in software implementations to share
instructions. Exlining is useful if an activity group is not (efficiently)
implementable at some platform. This activity group can be exlined
and mapped to a different platform [288, 289].
array access
transformation
a Used in hardware implementations when mapping arrays to memory
blocks. All accesses to arrays are transformed such that they comply
to the physical interface of the memory. Reads and writes of array
elements are transformed into explicit read and write transfers
from/to the memory using dedicated address-, data-, and
control-signals. This is not actually an optimization, but it increases
the explored part of the design space.
multi-cycling a Assign an operation to a sequence of time steps (→ Section 4.1.3).
This optimization is used in data-path scheduling of FSMDs. It
enables the utilization of functional units that are slower than one
time step. Therefore, it aims at area/power reduction and can enable
the implementation of data-paths using a specific target technology
or library.
chaining a Assign control- and/or data-dependent operations to the same time
step (→ Section 4.1.3). This optimization is used during data-path
scheduling of FSMD-based designs. It decreases the number of
registers and multiplexers, at cost of reduced sharing of functional
units. Often opportunities for intra-time step optimizations are
created. Standard chaining schedules only operations to the control
same step whose total latency is less or equal the clock frequency.
Extended chaining ignores the control step boundaries and allows
chaining of operations over multiple steps. This combination of
standard operation chaining and multi-cycling frequently creates
additional optimization opportunities, since potentially more
operations can be chained. Moreover, it tends to increase the
maximum frequency of designs.
a a - automatic, m - manual, p - parameterizable
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D. EXPERIMENTAL RESULTS
D.1 Run-Time Reconfiguration Characteristics
The average time th1conf (→ Eq. 2.1) required to reconfigure the FPGA h1 on the employed FPGA add-in
card is summarized in Tab. D.1 (→ Section B.4). The reconfiguration from a file containing the bitstream
takes longer than the reconfiguration from a memory buffer into which the bitstream is loaded before the
reconfiguration is started. In both scenarios DMA decreases the latency significantly. In the fastest mode -
reconfiguration from a buffer using DMA - the theoretical minimum reconfiguration time (≈ 60 ms) of this
particular FPGA is nearly reached [21]. This mode is used by the RTR-Manager which adds approximately
5 ms overhead when a FPGA is reconfigured (→ last column in Tab. D.1).
Tab. D.1: FPGA Reconfiguration Latency on the PC-based Platform
File File (DMA) Buffer Buffer (DMA) RTR-Manager
th1conf [ms] 660,36 312,05 422,17 65,2 69,24
σ [ms] 18,49 5,82 4,28 6,25 5,92
In addition to the FPGA reconfiguration latency the RTR-Manager requires time for the creation (tcreate)
and destruction (tdestroy) of hardware objects and their proxies. This overhead is caused mostly by the
management and search of the data structures. It is summarized in Tab. D.2. The figures only quantify the
average effort. If the creation of a hardware object necessitates the reconfiguration of a FPGA this causes
additional overhead (→ Tab. D.1).
Tab. D.2: Creation and Destruction of Hardware Objects on the PC-based Platform
Object Creation Object Destruction
tcreate [ns] σ [ns] tdestroy [ns] σ [ns]
3851,49 653,28 2969,57 67,27
Tab. D.3 summarizes the average communication overhead th0−h1comm (→ Eq. 2.1) for read and write data
transfers between nodes h0 and h1. Thereby a read transfer is caused by a read access of h0 to some
data element in the address space being allocated by h1. Respectively, a write transfer is caused by h0
to write a data element to h1. Both nodes are connected through a PCI-bus running at 33 MHz, whereas
h0 operates as bus master and h1 solely operates as bus slave. All remote data transfers are handled by
a proxy of a hardware object. The dereferencing of the proxy and the calculation of the accessed address
incur additional overhead. The time for a single transfer can be derived from the block transfers, because the
overhead caused by the proxy is distributed over many transfers. Then a single integer write transfer takes
approximately 4 cycles on the PCI-bus ( 65125,47ns33ns·500 ≈ 4) and a read transfer 23 PCI cycles. Burst transfers
are not supported by the PCI-MOB bridge. In case of single transfers, the difference between writes and
reads is significant. Also there is a large variance in the data. The reason for this behavior could not be
found until now1. However, buffering in the southbridge and side effects of the operating system are likely.
1 Measurements in the PCI-MOB bridge have not shown a significant difference between the transfer types. Read and write
transfers finished in about 3..4 PCI cycles.
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Tab. D.3: Remote Communication Overhead on the PC-based Platform
Write Transfer Read Transfer
Transfer Size [Bit] th0−h1comm [ns] σ [ns] th0−h1comm [ns] σ [ns]
Single Transfers
8 78,54 13,98 1613,41 13,48
16 74,71 6,86 1606,92 12,05
32 77,04 16,21 1617,74 21,68
Block Transfers
100 · 16 3584,59 3769,83 77530,09 217,59
200 · 16 18433,29 6516,28 153826,0 105,50
300 · 16 32699,60 5607,95 252622,82 64471,20
400 · 16 48533,56 5862,05 308427,23 5277,64
500 · 16 65125,47 5905,95 383715,74 1725,83
D.2 Boolean Neural Network
D.2.1 Description of BNN Tests
To evaluate the presented approach multiple designs of a BNN (BNN0..BNN14) were modeled. All designs
have the same functionality, which is described in different ways. This is to test the effects of different
designs styles on the implementation characteristics. The functionality of the Boolean network was already
described in Example 7.1 on page 117. The designs are characterized as follows:
BNN0 - This design calculates the output vector and the k-functions of the network from scalar attributes
representing the inputs (x0..x2) and the outcomes of the k-functions (k01..k04) and the output layer
(y00..y09). Before the calculation is started, the input vector is transferred to the BNN as array.
The scalar attributes are extracted from the array by a dedicated operation (→ Listing D.2). After
computation, the scalar values comprising the output vector are copied into the array y (→ Listing
D.3) which is communicated back to the caller. The computation of the output layer and the hidden
layer is modeled using one operation per neuron (k1()..k4(), y1()..y9()). The operations are
invoked synchronously by the calculate(...) operation, which represents the entire network.
Listing D.1: Design of calculate(...) of BNN0
1 k01=k1 ( ) ; k02=k2 ( ) ; k03=k3 ( ) ; k04=k4 ( ) ; y00=y0 ( ) ;
y01=y1 ( ) ; y02=y2 ( ) ; y03=y3 ( ) ; y04=y4 ( ) ; y05=y5 ( ) ;
3 y06=y6 ( ) ; y07=y7 ( ) ; y08=y8 ( ) ; y09=y9 ( ) ;
re turn true ;
Listing D.2: Design of init_x(...) of BNN0
x0= i n p u t s [ 0 ] ; x1= i n p u t s [ 1 ] ; x2= i n p u t s [ 2 ] ;
Listing D.3: Design of get_y(...) of BNN0
1 y [ 0 ] = y00 ; y [ 1 ] = y01 ; y [ 2 ] = y02 ; y [ 3 ] = y03 ; y [ 4 ] = y04 ;
y [ 5 ] = y05 ; y [ 6 ] = y06 ; y [ 7 ] = y07 ; y [ 8 ] = y08 ; y [ 9 ] = y09 ;
BNN1 - Like BNN0, but the input vector and the output vector are encoded into a 32 Bit integer value
whose individual bits represent an input or output value of the network respectively. Encoding and
decoding is performed by two dedicated operations (get_y(...), init_x(...)) (→ Listings
D.5, D.4).
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Listing D.4: Design of init_x(...) of BNN1
f o r ( i n t i =0 ; i <3 ; i ++) {
2 s w i t c h ( i ) {
case 0 :
4 i f ( ( x&1) == 1) x0= t rue ;
e l s e x0= f a l s e ; break ;
6 case 1 :
i f ( ( x&1) == 1) x1= t rue ;
8 e l s e x1= f a l s e ; break ;
case 2 :
10 i f ( ( x&1) == 1) x2= t rue ;
e l s e x2= f a l s e ; break ;
12 }
x = x > >1;
14 }
Listing D.5: Design of get_y(...) of BNN1
i n t y =0;
2 f o r ( i n t i =0 ; i <10; i ++) {
s w i t c h ( i ) {
4 case 0 : i f ( y00 ) y | = 1 ; break ;
case 1 : i f ( y01 ) y | = 1 ; break ;
6 case 2 : i f ( y02 ) y | = 1 ; break ;
case 3 : i f ( y03 ) y | = 1 ; break ;
8 case 4 : i f ( y04 ) y | = 1 ; break ;
case 5 : i f ( y05 ) y | = 1 ; break ;
10 case 6 : i f ( y06 ) y | = 1 ; break ;
case 7 : i f ( y07 ) y | = 1 ; break ;
12 case 8 : i f ( y08 ) y | = 1 ; break ;
case 9 : i f ( y09 ) y | = 1 ; break ;
14 }
y = y < <1;
16 }
re turn y ;
BNN2 - Like BNN0, but the explicit extraction/packing of the values from/into an array is omitted. Each
input and output values is transferred individually.
BNN3 - Another modification of BNN0 in that the packing of the array elements into the output array is
performed using a loop (→ Listing D.6). The objective of this design is to decrease design complexity
stemming from loads of individually described array accesses. In contrast to Listing D.5, the output
vector is transferred back to the caller using an output parameter rather than the return parameter.
Listing D.6: Design of get_y(...) of BNN3
1 f o r ( i n t i =0 ; i <10; i ++) {
boolean r e s u l t = f a l s e ;
3 s w i t c h ( i ) {
case 0 : r e s u l t =y00 ; break ;
5 case 1 : r e s u l t =y01 ; break ;
case 2 : r e s u l t =y02 ; break ;
7 case 3 : r e s u l t =y03 ; break ;
case 4 : r e s u l t =y04 ; break ;
9 case 5 : r e s u l t =y05 ; break ;
case 6 : r e s u l t =y06 ; break ;
11 case 7 : r e s u l t =y07 ; break ;
case 8 : r e s u l t =y08 ; break ;
13 case 9 : r e s u l t =y09 ; break ;
}
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15 y [ i ]= r e s u l t ;
}
BNN4 - A modification of BNN2 that avoids using an individual operation per neuron. Instead the com-
putations of all neurons are flattened into the calculate(...) operation (→ Listing D.7). This
design avoids message receiver inlining (→ Tab. C.3) and can therefore be used to test negative
effects of design decomposition using operations.
Listing D.7: Design of calculate(...) of BNN4
k01 = ( ! x0&&!x2 | | x0&&!x1&&x2 | | x0&&x1&&!x2 ) ;
2 k02 =( x0&&!x1&&!x2 ) ; k03 = ( ! x0&&!x1 ) ;
k04 = ( ! x0&&x1&&!x2 | | x0&&x2 ) ;
4 y00=k01 ; y01=k01 | | k02 ; y02=k03 | | k04 ;
y03=k01 | | k03 ; y04=k02 | | k04 ; y05=k01 | | k04 ;
6 y06=k01 | | k02 | | k03 ; y07=k02 | | k03 ;
y08=k02 | | k03 | | k04 ; y09=k04 ;
8 re turn true ;
BNN5 - Like BNN4, but additionally common sub-expressions are eliminated manually (→ Listing D.8).
The objective of this design is to test the effectiveness of automatic common sub-expression elimina-
tion (→ Tab. C.3).
Listing D.8: Design of calculate(...) of BNN5
boolean nx0 =! x0 ;
2 boolean nx1 =! x1 ;
boolean nx2 =! x2 ;
4 boolean nx0_a_nx2=nx0&&nx2 ;
boolean x0_a_nx1=x0&&nx1 ;
6 k01 =( nx0_a_nx2 | | x0_a_nx1&&c | | a&&b&&nx2 ) ;
k02 =( x0_a_nx1&&nx2 ) ; k03 =( nx0&&nx1 ) ;
8 k04 =( nx0_a_nx2&&b | | a&&c ) ;
y00=k01 ; y01=k01 | | k02 ; y02=k03 | | k04 ;
10 y03=k01 | | k03 ; y04=k02 | | k04 ; y05=k01 | | k04 ;
y06=k01 | | k02 | | k03 ; y07=k02 | | k03 ;
12 y08=k02 | | k03 | | k04 ; y09=k04 ;
re turn true ;
BNN6 - This design avoids using attributes and explicit operations to transfer the input and output vectors
of the network. This design style makes the network simpler to use, because all data is transferred
when the calculate(...) operation is called. In this design calculate(...) incorporates
the functionality of init_x(...) and get_y(...) of Listings D.2 and D.3. The other objective
of this design is to test if the use of attributes affects the optimality of implementations. In BNN6 the
input and output vectors are transferred using arrays. The computation is done directly from the array,
i.e. there is no explicit data extraction. The effect should be the sequentialization of all computations
since only one array element can be accessed at any point in time. As in BNN0 the neurons are
modeled using individual operations.
BNN7 - Like BNN6, however the computation of the output vector values and their writing into the output
array is done using a loop. Further, the elements of the input vector are copied into local scalar
variables (x0...x2) before the actual computation is started. The objective of this design is to test the
effects of loops and conditional executions.
Listing D.9: Design of calculate(...) of BNN7
1 boolean x0=x [ 0 ] ; boolean x1=x [ 1 ] ; boolean x2=x [ 2 ] ;
f o r ( i n t i =0 ; i <10; i ++) {
3 boolean r e s u l t = f a l s e ;
s w i t c h ( i ) {
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5 case 0 : r e s u l t =y0 ( x0 , x1 , x2 ) ; break ;
case 1 : r e s u l t =y1 ( x0 , x1 , x2 ) ; break ;
7 case 2 : r e s u l t =y2 ( x0 , x1 , x2 ) ; break ;
case 3 : r e s u l t =y3 ( x0 , x1 , x2 ) ; break ;
9 case 4 : r e s u l t =y4 ( x0 , x1 , x2 ) ; break ;
case 5 : r e s u l t =y5 ( x0 , x1 , x2 ) ; break ;
11 case 6 : r e s u l t =y6 ( x0 , x1 , x2 ) ; break ;
case 7 : r e s u l t =y7 ( x0 , x1 , x2 ) ; break ;
13 case 8 : r e s u l t =y8 ( x0 , x1 , x2 ) ; break ;
case 9 : r e s u l t =y9 ( x0 , x1 , x2 ) ; break ;
15 }
y [ i ] = r e s u l t ;
17 }
re turn true ;
BNN8 - Like BNN7, but the explicit copying of the input vector elements into local variables is omitted.
The result are more array accesses, which should make the implementation more complex.
Listing D.10: Design of calculate(...) of BNN8
f o r ( i n t i =0 ; i <10; i ++)
2 {
boolean r e s u l t = f a l s e ;
4 s w i t c h ( i )
{
6 case 0 : r e s u l t =y0 ( x [ 0 ] , x [ 1 ] , x [ 2 ] ) ; break ;
case 1 : r e s u l t =y1 ( x [ 0 ] , x [ 1 ] , x [ 2 ] ) ; break ;
8 case 2 : r e s u l t =y2 ( x [ 0 ] , x [ 1 ] , x [ 2 ] ) ; break ;
case 3 : r e s u l t =y3 ( x [ 0 ] , x [ 1 ] , x [ 2 ] ) ; break ;
10 case 4 : r e s u l t =y4 ( x [ 0 ] , x [ 1 ] , x [ 2 ] ) ; break ;
case 5 : r e s u l t =y5 ( x [ 0 ] , x [ 1 ] , x [ 2 ] ) ; break ;
12 case 6 : r e s u l t =y6 ( x [ 0 ] , x [ 1 ] , x [ 2 ] ) ; break ;
case 7 : r e s u l t =y7 ( x [ 0 ] , x [ 1 ] , x [ 2 ] ) ; break ;
14 case 8 : r e s u l t =y8 ( x [ 0 ] , x [ 1 ] , x [ 2 ] ) ; break ;
case 9 : r e s u l t =y9 ( x [ 0 ] , x [ 1 ] , x [ 2 ] ) ; break ;
16 }
y [ i ] = r e s u l t ;
18 }
re turn true ;
BNN9 - Like BNN1, but using parameters instead of attributes.
BNN10 - Like BNN2, but using parameters instead of attributes.
BNN11 - Like BNN4, but using parameters instead of attributes.
BNN12 - Like BNN5, but using parameters instead of attributes.
BNN13 - This design uses array typed attributes to store the input vector, the values of the hidden layer
(k-functions), and the output vector. Each array element is accessed as often as required. Operations
are used to model the functionality of the neurons.
Listing D.11: Design of calculate(...) of BNN13
1 k [ 0 ] = k1 ( ) ; k [ 1 ] = k2 ( ) ; k [ 2 ] = k3 ( ) ; k [ 3 ] = k4 ( ) ;
y [ 0 ] = y0 ( ) ; y [ 1 ] = y1 ( ) ; y [ 2 ] = y2 ( ) ; y [ 3 ] = y3 ( ) ;
3 y [ 4 ] = y4 ( ) ; y [ 5 ] = y5 ( ) ; y [ 6 ] = y6 ( ) ; y [ 7 ] = y7 ( ) ;
y [ 8 ] = y8 ( ) ; y [ 9 ] = y9 ( ) ;
5 re turn true ;
BNN14 - Modification of BNN13 that computes the values of the hidden layer and the output layer using
loops and conditional execution.
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Listing D.12: Design of calculate(...) of BNN14
1 f o r ( i n t i =0 ; i <4 ; i ++) {
boolean r e s u l t = f a l s e ;
3 s w i t c h ( i ) {
case 0 : r e s u l t =k1 ( ) ; break ;
5 case 1 : r e s u l t =k2 ( ) ; break ;
case 2 : r e s u l t =k3 ( ) ; break ;
7 case 3 : r e s u l t =k4 ( ) ; break ;
}
9 k [ i ] = r e s u l t ;
}
11
f o r ( i n t i =0 ; i <10; i ++) {
13 boolean r e s u l t = f a l s e ;
s w i t c h ( i ) {
15 case 0 : r e s u l t =y0 ( ) ; break ;
case 1 : r e s u l t =y1 ( ) ; break ;
17 case 2 : r e s u l t =y2 ( ) ; break ;
case 3 : r e s u l t =y3 ( ) ; break ;
19 case 4 : r e s u l t =y4 ( ) ; break ;
case 5 : r e s u l t =y5 ( ) ; break ;
21 case 6 : r e s u l t =y6 ( ) ; break ;
case 7 : r e s u l t =y7 ( ) ; break ;
23 case 8 : r e s u l t =y8 ( ) ; break ;
case 9 : r e s u l t =y9 ( ) ; break ;
25 }
y [ i ] = r e s u l t ;
27 }
re turn true ;
The optimization levels are defined as follows, using the optimizations given in Tab. C.2 and C.3:
L0 - variable merging, unreachable code elimination, in hardware additionally message receiver inlining,
array access transformation, and multi-cycling.
L1 - L0 plus arithmetic/logic simplifications and copy propagation.
L2 - L1 plus common sub-expression elimination.
L3 - L2 plus dead code elimination and local constant propagation.
L4 - L3 plus loop invariant code motion.
L5 - L4 plus loop unrolling with maximal 8 iterations (performed after loop invariant code motion) and
loop index variable elimination.
L6 - L5 plus global constant propagation.
L7 - L6 plus standard operation chaining.
L8 - L7 plus extended operation chaining.
L9 - L8 plus pruning.
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D.2.2 Hardware Implementation of the BNNs
Tab. D.4: FPGA Communication Latencies of the BNNs (L9)
Design twrite,xB [ns] σ [ns] tread,y [ns] σ [ns] tcomm [ns] σ [ns]
BNN0 200,01 39,72 7019,42 117,91 7219,43 124,08
BNN1 146,43 24,00 1600,44 14,38 1746,87 36,02
BNN2 293,53 7,21 15663,90 17,36 15957,43 14,43
BNN3 174,72 21,79 7019,42 117,91 7194,14 124,06
BNN4 315,16 5,59 15691,85 59,74 16007,01 64,55
BNN5 392,04 21,43 16023,65 127,49 16415,69 117,13
BNN6 115,15 40,32 6719,90 63,33 6835,05 91,98
BNN7 117,81 40,18 6802,76 167,90 6920,58 198,58
BNN8 112,15 48,01 6730,88 109,02 6843,03 127,13
BNN9 96,84 23,22 1597,77 11,61 1694,62 18,88
BNN10 287,21 9,75 15719,14 44,46 16006,35 35,68
BNN11 279,22 7,93 15714,15 56,02 15993,37 49,00
BNN12 278,55 8,03 15707,49 54,81 15986,05 46,96
BNN13 220,98 16,82 7029,40 250,89 7250,38 259,38
BNN14 227,97 6,66 7039,05 51,08 7267,02 52,76
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Tab. D.5: FPGA Execution Latencies of the BNNs (L9)
Design texec,init_x [ns] σ [ns] texec,calculate [ns] σ [ns] texec,get_y [ns] σ [ns] texec [ns] σ [ns]
BNN0 2233,75 98,06 2261,71 58,30 2131,25 74,15 6626,71 159,99
BNN1 2810,50 847,85 2244,40 82,83 3718,71 71,49 8773,61 826,30
BNN2 0,00 0,00 2278,35 85,44 0,00 0,00 2278,35 85,44
BNN3 2525,29 718,59 2208,79 95,36 3759,64 77,73 8493,72 716,36
BNN4 0,00 0,00 2318,28 99,13 0,00 0,00 2318,28 99,13
BNN5 0,00 0,00 2292,99 93,22 0,00 0,00 2292,99 93,22
BNN6 0,00 0,00 3739,01 66,95 0,00 0,00 3739,01 66,95
BNN7 0,00 0,00 3742,00 93,17 0,00 0,00 3742,00 93,17
BNN8 0,00 0,00 3738,68 108,60 0,00 0,00 3738,68 108,60
BNN9 0,00 0,00 3758,98 98,60 0,00 0,00 3758,98 98,60
BNN10 0,00 0,00 2289,66 22,75 0,00 0,00 2289,66 22,75
BNN11 0,00 0,00 2214,12 100,05 0,00 0,00 2280,01 100,05
BNN12 0,00 0,00 2280,01 12,53 0,00 0,00 2280,01 12,53
BNN13 0,00 0,00 3798,91 83,89 0,00 0,00 3798,91 83,89
BNN14 0,00 0,00 3769,96 113,97 0,00 0,00 3769,96 113,97
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Tab. D.6: FPGA Execution Latencies of Bnn::calculate(...) (L9)
Design th1exec,calculate [ns] tˆh1exec,calculate [ns] terr [ns] terr [%]
BNN0 60 50 -10 -16,67
BNN1 50 50 0 0
BNN2 60 50 -10 -16,67
BNN3 50 50 0 0
BNN4 50 50 0 0
BNN5 50 50 0 0
BNN6 510 720 210 41,18
BNN7 1300 1310 10 0,77
BNN8 1305 1310 5 0,38
BNN9 570 510 -60 -10,53
BNN10 50 50 0 0
BNN11 50 50 0 0
BNN12 50 50 0 0
BNN13 870 1140 270 31,03
BNN14 1920 1970 50 2,6
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Tab. D.7: FPGA Implementation Characteristics Component BNN0
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 94 162816 512 1048 2 145
L1 94 162507 476 1018 2 145
L2 94 162508 457 1042 2 138
L3 93 162274 457 1016 2 138
L4 93 162262 457 1014 2 138
L5 93 162391 457 1026 2 138
L6 93 162274 457 1016 2 138
L7 93 162823 499 1043 2 138
L8 88 162351 455 1022 2 138
L9 51 159265 307 706 2 147
Tab. D.8: FPGA Implementation Characteristics Class Bnn BNN0
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 94 2460 141 155 0 238
L1 94 2046 84 116 0 238
L2 94 2046 84 116 0 238
L3 93 2031 84 113 0 238
L4 93 2031 86 113 0 238
L5 93 2031 85 113 0 238
L6 93 2031 86 113 0 238
L7 93 2467 132 127 0 238
L8 88 1191 82 109 0 238
L9 51 1441 60 83 0 238
Tab. D.9: FPGA Implementation Characteristics Bnn::calculate(...) BNN0
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 8 452 26 22 0 468
L1 8 302 4 17 0 349
L2 8 302 4 17 0 349
L3 8 302 4 17 0 349
L4 8 302 4 17 0 349
L5 8 302 4 17 0 349
L6 8 302 4 17 0 349
L7 8 452 26 22 0 472
L8 6 290 4 15 0 354
L9 6 290 4 15 0 354
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Tab. D.10: FPGA Implementation Characteristics Component BNN1
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 102 33911 682 1130 0 163
L1 102 33511 638 1121 0 163
L2 102 34409 700 1188 0 163
L3 102 34409 700 1188 0 163
L4 102 34409 700 1188 0 163
L5 102 34347 699 1179 0 163
L6 102 34409 700 1188 0 163
L7 102 34809 744 1197 0 163
L8 97 34319 697 1177 0 163
L9 60 31513 551 905 0 171
Tab. D.11: FPGA Implementation Characteristics Class Bnn BNN1
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 102 5186 262 262 0 171
L1 102 4726 212 248 0 171
L2 102 4696 212 243 0 171
L3 102 4726 212 248 0 171
L4 102 4726 212 248 0 171
L5 102 4726 212 248 0 171
L6 102 4726 212 248 0 171
L7 102 5186 262 262 0 171
L8 97 4686 210 244 0 171
L9 60 4136 178 218 0 171
Tab. D.12: FPGA Implementation Characteristics Bnn::calculate(...) BNN1
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 8 452 26 22 0 468
L1 8 302 4 17 0 349
L2 8 302 4 17 0 349
L3 8 302 4 17 0 349
L4 8 302 4 17 0 349
L5 8 302 4 17 0 349
L6 8 302 4 17 0 349
L7 8 452 26 22 0 472
L8 6 290 4 15 0 354
L9 6 290 4 15 0 354
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Tab. D.13: FPGA Implementation Characteristics Component BNN2
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 52 29200 413 776 0 207
L1 52 28692 369 750 0 208
L2 52 28692 369 750 0 208
L3 52 28692 369 750 0 207
L4 52 28692 369 750 0 208
L5 52 28692 369 750 0 207
L6 52 28692 369 750 0 208
L7 52 29200 413 776 0 207
L8 47 28664 367 748 0 209
L9 10 25892 217 486 0 231
Tab. D.14: FPGA Implementation Characteristics Class Bnn BNN2
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 52 1449 76 77 0 408
L1 52 1019 32 64 0 349
L2 52 1019 32 64 0 349
L3 52 1019 32 64 0 349
L4 52 1019 32 64 0 349
L5 52 1019 32 64 0 349
L6 52 1019 32 64 0 349
L7 52 1449 76 77 0 408
L8 47 979 30 60 0 354
L9 10 315 4 15 0 354
Tab. D.15: FPGA Implementation Characteristics Bnn::calculate(...) BNN2
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 8 461 26 22 0 472
L1 8 311 4 17 0 349
L2 8 311 4 17 0 349
L3 8 311 4 17 0 349
L4 8 311 4 17 0 349
L5 8 311 4 17 0 249
L6 8 311 4 17 0 349
L7 8 461 26 22 0 472
L8 6 299 4 15 0 354
L9 6 299 4 15 0 354
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Tab. D.16: FPGA Implementation Characteristics Component BNN3
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 83 163655 543 1089 2 144
L1 83 163289 501 1079 2 144
L2 83 163285 502 1077 2 144
L3 82 163162 502 1060 2 144
L4 82 163174 502 1062 2 144
L5 82 163148 501 1059 2 144
L6 82 163180 502 1063 2 144
L7 82 163624 544 1082 2 144
L8 77 163333 499 1100 2 145
L9 30 160306 352 785 2 147
Tab. D.17: FPGA Implementation Characteristics Class Bnn BNN3
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 83 3263 141 169 0 170
L1 83 2827 94 155 0 170
L2 83 2827 94 155 0 170
L3 82 2812 94 152 0 170
L4 82 2812 94 152 0 170
L5 82 2812 94 152 0 170
L6 82 2812 94 152 0 170
L7 82 3248 141 166 0 170
L8 77 2772 92 148 0 170
L9 30 2222 69 122 0 170
Tab. D.18: FPGA Implementation Characteristics Bnn::calculate(...) BNN3
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 8 452 26 22 0 472
L1 8 302 4 17 0 349
L2 8 302 4 17 0 349
L3 8 302 4 17 0 349
L4 8 302 4 17 0 349
L5 8 302 4 17 0 349
L6 8 302 4 17 0 349
L7 8 452 26 22 0 472
L8 6 290 4 15 0 354
L9 6 290 4 15 0 354
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Tab. D.19: FPGA Implementation Characteristics Component BNN4
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 12 25690 215 455 0 213
L1 12 25452 195 442 0 213
L2 12 25452 195 442 0 213
L3 12 25452 195 442 0 213
L4 12 25446 195 441 0 213
L5 12 25452 195 442 0 213
L6 12 25452 195 442 0 213
L7 12 25684 215 454 0 213
L8 10 25548 195 458 0 231
L9 10 25548 195 458 0 231
Tab. D.20: FPGA Implementation Characteristics Class Bnn BNN4
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 12 477 26 22 0 472
L1 12 327 4 17 0 349
L2 12 327 4 17 0 349
L3 12 327 4 17 0 349
L4 12 327 4 17 0 349
L5 12 327 4 17 0 349
L6 12 327 4 17 0 349
L7 12 477 26 22 0 472
L8 10 315 4 15 0 354
L9 10 315 4 15 0 354
Tab. D.21: FPGA Implementation Characteristics Bnn::calculate(...) BNN4
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 8 461 26 22 0 472
L1 8 311 4 17 0 349
L2 8 311 4 17 0 349
L3 8 311 4 17 0 349
L4 8 311 4 17 0 349
L5 8 311 4 17 0 349
L6 8 311 4 17 0 349
L7 8 461 26 22 0 472
L8 6 299 4 15 0 354
L9 6 299 4 15 0 354
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Tab. D.22: FPGA Implementation Characteristics Component BNN5
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 12 25686 216 453 0 213
L1 12 25446 195 441 0 213
L2 12 25446 195 441 0 213
L3 12 25446 195 441 0 213
L4 12 25446 195 441 0 213
L5 12 25446 195 441 0 213
L6 12 25446 195 441 0 213
L7 12 25698 216 455 0 213
L8 10 25554 195 459 0 231
L9 10 25554 195 459 0 231
Tab. D.23: FPGA Implementation Characteristics Class Bnn BNN5
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 12 463 25 21 0 472
L1 12 327 4 17 0 349
L2 12 327 4 17 0 349
L3 12 327 4 17 0 349
L4 12 327 4 17 0 349
L5 12 327 4 17 0 349
L6 12 327 4 17 0 349
L7 12 463 25 21 0 472
L8 10 315 4 15 0 354
L9 10 315 4 15 0 354
Tab. D.24: FPGA Implementation Characteristics Bnn::calculate(...) BNN5
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 8 447 25 21 0 472
L1 8 311 4 17 0 349
L2 8 311 4 17 0 349
L3 8 311 4 17 0 349
L4 8 311 4 17 0 349
L5 8 311 4 17 0 349
L6 8 311 4 17 0 349
L7 8 447 25 21 0 472
L8 6 299 4 15 0 354
L9 6 299 4 15 0 354
234 D. Experimental Results
Tab. D.25: FPGA Implementation Characteristics Component BNN6
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 409 173310 1385 1609 2 137
L1 463 171718 1237 1544 2 137
L2 132 165012 674 1174 2 137
L3 132 165122 684 1179 2 137
L4 132 164958 674 1168 2 137
L5 132 164958 674 1168 2 137
L6 132 165048 677 1176 2 137
L7 132 166660 832 1241 2 137
L8 115 164900 666 1166 2 137
L9 50 156036 161 365 2 146
Tab. D.26: FPGA Implementation Characteristics Class Bnn BNN6
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 409 10487 837 544 0 173
L1 463 8977 689 507 0 180
L2 132 2211 126 130 0 231
L3 132 2321 136 135 0 233
L4 132 2211 126 130 0 231
L5 132 2211 126 130 0 231
L6 132 2247 129 132 0 233
L7 132 3873 284 179 0 231
L8 115 2099 118 122 0 233
L9 50 1239 74 63 0 231
Tab. D.27: FPGA Implementation Characteristics Bnn::calculate(...) BNN6
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 324 8003 641 437 0 173
L1 378 8005 639 440 0 180
L2 47 1239 76 63 0 231
L3 47 1349 86 68 0 233
L4 47 1239 76 63 0 231
L5 47 1239 76 63 0 231
L6 47 1275 79 65 0 233
L7 47 1389 88 72 0 231
L8 47 1259 77 65 0 233
L9 46 1223 74 63 0 231
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Tab. D.28: FPGA Implementation Characteristics Component BNN7
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 158 168813 992 1346 2 137
L1 158 166123 748 1223 2 137
L2 158 166123 748 1223 2 137
L3 158 166123 748 1223 2 137
L4 121 165945 722 1228 2 137
L5 121 165945 722 1228 2 137
L6 121 165949 721 1231 2 137
L7 121 167833 880 1332 2 137
L8 102 165747 710 1215 2 137
L9 38 157247 213 457 2 146
Tab. D.29: FPGA Implementation Characteristics Class Bnn BNN7
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 158 5880 408 269 0 170
L1 158 3232 165 169 0 170
L2 158 3232 165 169 0 170
L3 158 3238 165 170 0 170
L4 121 3068 140 175 0 170
L5 121 3074 140 176 0 170
L6 121 3066 139 176 0 170
L7 121 4740 297 227 0 170
L8 102 2904 127 165 0 170
L9 38 2086 86 109 0 170
Tab. D.30: FPGA Implementation Characteristics Bnn::calculate(...) BNN7
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 73 3408 212 614 0 170
L1 73 2278 115 105 0 170
L2 73 2278 115 105 0 170
L3 73 2278 115 105 0 170
L4 36 2108 90 110 0 170
L5 36 2108 90 110 0 170
L6 36 2100 89 110 0 170
L7 36 2262 101 121 0 170
L8 34 2070 86 109 0 170
L9 34 2076 86 110 0 170
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Tab. D.31: FPGA Implementation Characteristics Component BNN8
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 432 174493 1465 1663 2 137
L1 430 172125 1226 1587 2 137
L2 244 167940 869 1365 2 137
L3 239 167990 870 1372 2 137
L4 121 165949 721 1231 2 137
L5 121 166004 723 1236 2 137
L6 121 165959 723 1230 2 137
L7 121 167657 882 1301 2 137
L8 102 165803 711 1220 2 137
L9 38 157243 214 456 2 146
Tab. D.32: FPGA Implementation Characteristics Class Bnn BNN8
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 432 11520 882 577 0 171
L1 430 9018 643 496 0 171
L2 244 4913 284 290 0 171
L3 239 4955 284 297 0 171
L4 121 3060 139 175 0 170
L5 121 3121 141 181 0 170
L6 121 3060 139 175 0 170
L7 121 4742 298 226 0 170
L8 102 2912 128 165 0 170
L9 38 2088 87 108 0 170
Tab. D.33: FPGA Implementation Characteristics Bnn::calculate(...) BNN8
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 347 9054 686 473 0 171
L1 345 8058 593 431 0 171
L2 159 3953 234 225 0 171
L3 154 4007 234 234 0 171
L4 36 2100 89 110 0 170
L5 36 2153 90 116 0 170
L6 36 2094 89 109 0 170
L7 36 2270 102 121 0 170
L8 34 2078 87 109 0 170
L9 34 2078 87 109 0 170
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Tab. D.34: FPGA Implementation Characteristics Component BNN9
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 162 37518 1014 1361 0 173
L1 162 35350 821 1257 0 174
L2 162 35484 825 1274 0 173
L3 162 35446 824 1269 0 174
L4 162 35448 825 1268 0 174
L5 162 35448 825 1268 0 174
L6 162 35244 825 1234 0 192
L7 162 37539 1008 1372 0 173
L8 130 35202 801 1259 0 174
L9 66 26362 296 459 0 195
Tab. D.35: FPGA Implementation Characteristics Class Bnn BNN9
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 162 4281 331 194 0 256
L1 162 2243 138 129 0 256
L2 162 2389 142 148 0 253
L3 162 2387 141 149 0 256
L4 162 2389 142 148 0 253
L5 162 2389 142 148 0 253
L6 162 2373 140 148 0 253
L7 162 4365 325 216 0 256
L8 130 2137 118 138 0 253
L9 66 1297 75 81 0 253
Tab. D.36: FPGA Implementation Characteristics Bnn::calculate(...) BNN9
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 77 1797 135 87 0 256
L1 77 1271 88 62 0 256
L2 77 1417 92 81 0 253
L3 77 1409 91 81 0 253
L4 77 1423 92 82 0 256
L5 77 1423 92 82 0 256
L6 77 1407 90 82 0 256
L7 77 1881 129 109 0 256
L8 62 1303 77 82 0 256
L9 62 1281 77 82 0 256
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Tab. D.37: FPGA Implementation Characteristics Component BNN10
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 93 36004 869 1302 0 177
L1 93 33952 707 1176 0 190
L2 93 33952 707 1176 0 190
L3 93 33952 707 1176 0 190
L4 93 33952 707 1176 0 190
L5 94 33952 707 1176 0 190
L6 93 33952 707 1176 0 190
L7 93 36004 869 1302 0 177
L8 74 33802 689 1163 0 190
L9 10 25118 193 389 0 231
Tab. D.38: FPGA Implementation Characteristics Class Bnn BNN10
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 93 2924 222 129 0 414
L1 93 1218 54 82 0 358
L2 93 1218 54 82 0 358
L3 93 1218 54 82 0 358
L4 93 1218 54 82 0 358
L5 94 1218 54 82 0 358
L6 93 1218 54 82 0 358
L7 93 2924 222 129 0 414
L8 74 1074 45 70 0 363
L9 10 250 4 13 0 363
Tab. D.39: FPGA Implementation Characteristics Bnn::calculate(...) BNN10
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 8 440 26 22 0 472
L1 8 246 4 15 0 358
L2 8 246 4 15 0 358
L3 8 246 4 15 0 358
L4 8 246 4 15 0 358
L5 9 246 4 15 0 358
L6 8 246 4 15 0 358
L7 8 440 26 22 0 472
L8 6 234 4 13 0 363
L9 6 234 4 13 0 363
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Tab. D.40: FPGA Implementation Characteristics Component BNN11
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 12 25104 189 392 0 221
L1 12 24858 171 375 0 218
L2 12 24858 171 375 0 218
L3 12 24858 171 375 0 218
L4 12 24858 171 375 0 218
L5 12 24858 171 375 0 218
L6 12 24858 171 375 0 218
L7 12 25104 189 392 0 222
L8 10 24888 171 380 0 222
L9 10 24888 171 380 0 222
Tab. D.41: FPGA Implementation Characteristics Class Bnn BNN11
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 12 456 26 22 0 477
L1 12 262 4 15 0 358
L2 12 262 4 15 0 358
L3 12 262 4 15 0 358
L4 12 262 4 15 0 358
L5 12 262 4 15 0 358
L6 12 262 4 15 0 358
L7 12 456 26 22 0 472
L8 10 250 4 13 0 363
L9 10 250 4 13 0 363
Tab. D.42: FPGA Implementation Characteristics Bnn::calculate(...) BNN11
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 8 440 26 22 0 477
L1 8 246 4 15 0 358
L2 8 246 4 15 0 358
L3 8 246 4 15 0 358
L4 8 246 4 15 0 358
L5 8 246 4 15 0 358
L6 8 246 4 15 0 358
L7 8 440 26 22 0 472
L8 6 234 4 13 0 363
L9 6 234 4 13 0 363
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Tab. D.43: FPGA Implementation Characteristics Component BNN12
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 12 25090 188 391 0 221
L1 12 24858 171 375 0 218
L2 12 24858 171 375 0 218
L3 12 24858 171 375 0 218
L4 12 24858 171 375 0 218
L5 12 24858 171 375 0 218
L6 12 24858 171 375 0 218
L7 12 25090 188 391 0 221
L8 10 24888 171 380 0 221
L9 10 24888 171 380 0 221
Tab. D.44: FPGA Implementation Characteristics Class Bnn BNN12
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 12 442 25 21 0 477
L1 12 262 4 15 0 358
L2 12 262 4 15 0 358
L3 12 262 4 15 0 358
L4 12 262 4 15 0 358
L5 12 262 4 15 0 358
L6 12 262 4 15 0 358
L7 12 442 25 21 0 477
L8 10 250 4 13 0 363
L9 10 250 4 13 0 363
Tab. D.45: FPGA Implementation Characteristics Bnn::calculate(...) BNN12
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 8 426 25 21 0 477
L1 8 246 4 15 0 358
L2 8 246 4 15 0 358
L3 8 246 4 15 0 358
L4 8 246 4 15 0 358
L5 8 246 4 15 0 358
L6 8 246 4 15 0 358
L7 8 426 25 21 0 477
L8 6 234 4 13 0 363
L9 6 234 4 13 0 363
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Tab. D.46: FPGA Implementation Characteristics Component BNN13
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 342 231313 752 1182 3 113
L1 346 231144 735 1174 3 117
L2 221 228537 504 1046 3 115
L3 211 228433 503 1028 3 113
L4 214 228438 504 1028 3 104
L5 211 228405 504 1022 3 104
L6 214 228394 503 1022 3 111
L7 211 228711 525 1045 3 104
L8 211 228405 504 1020 3 104
L9 76 222791 211 491 3 132
Tab. D.47: FPGA Implementation Characteristics Class Bnn BNN13
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 342 8234 531 563 0 202
L1 346 8036 512 556 0 199
L2 221 5451 289 422 0 233
L3 211 5258 281 398 0 233
L4 214 5325 286 403 0 233
L5 211 5272 282 399 0 232
L6 214 5260 282 197 0 233
L7 211 5610 307 422 0 231
L8 211 5311 285 400 0 232
L9 76 1958 119 104 0 232
Tab. D.48: FPGA Implementation Characteristics Bnn::calculate(...) BNN13
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 173 3992 295 211 0 207
L1 176 3973 290 214 0 207
L2 75 1958 121 104 0 233
L3 74 1950 120 104 0 233
L4 74 1950 120 104 0 233
L5 74 1950 120 104 0 232
L6 74 1950 120 104 0 233
L7 74 2032 125 111 0 232
L8 73 1942 119 104 0 232
L9 72 1942 119 104 0 232
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Tab. D.49: FPGA Implementation Characteristics Component BNN14
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 333 233113 824 1344 3 105
L1 333 232781 793 1330 3 105
L2 290 231825 699 1290 3 102
L3 278 231748 695 1284 3 101
L4 199 230333 574 1206 3 100
L5 198 230266 572 1197 3 97
L6 198 230373 576 1211 3 102
L7 198 230692 599 1234 3 102
L8 194 230285 571 1201 3 97
L9 64 224806 281 690 3 132
Tab. D.50: FPGA Implementation Characteristics Class Bnn BNN14
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 333 9650 568 665 0 159
L1 333 9304 535 654 0 161
L2 290 8298 437 611 0 168
L3 278 8247 437 604 0 168
L4 199 6840 317 527 0 168
L5 198 6806 315 523 0 168
L6 198 6884 318 532 0 168
L7 198 7215 341 557 0 161
L8 194 6788 312 524 0 167
L9 64 3344 154 203 0 168
Tab. D.51: FPGA Implementation Characteristics Bnn::calculate(...) BNN14
Level #FSM States A [GE] #FF #LUT #BRAM fmax [MHz]
L0 165 5338 333 301 0 159
L1 165 5168 317 294 0 159
L2 143 4724 278 271 0 168
L3 141 4736 275 278 0 159
L4 62 3323 156 200 0 168
L5 61 3315 155 199 0 168
L6 61 3312 155 198 0 168
L7 61 3415 163 205 0 168
L8 60 3319 154 202 0 168
L9 60 3334 154 204 0 168
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Tab. D.52: FPGA Implementation Area Estimation Component BNN0
Level A [GE] Aˆ [GE] Aerr [GE] Aerr [%]
L0 162816 171240 8424 5,17
L1 162507 171144 8637 5,31
L2 162508 170898 8390 5,16
L3 162274 171013 8739 5,39
L4 162262 171013 8751 5,39
L5 162391 170869 8478 5,22
L6 162274 170917 8643 5,33
L7 162823 170917 8094 4,97
L8 162351 170693 8342 5,14
L9 159265 170741 11476 7,21
Tab. D.53: FPGA Implementation Area Estimation Component BNN1
Level A [GE] Aˆ [GE] Aerr [GE] Aerr [%]
L0 33911 50007 16096 47,47
L1 33511 50007 16496 49,23
L2 34409 49809 15400 44,76
L3 34409 49809 15400 44,76
L4 34409 49809 15400 44,76
L5 34347 49809 15462 45,02
L6 34409 49809 15400 44,76
L7 34809 49809 15000 43,09
L8 34319 48990 14671 42,75
L9 31513 48990 17477 55,46
Tab. D.54: FPGA Implementation Area Estimation Component BNN2
Level A [GE] Aˆ [GE] Aerr [GE] Aerr [%]
L0 29200 35668 6468 22,15
L1 28692 35668 6976 24,31
L2 28692 35470 6778 23,62
L3 28692 35470 6778 23,62
L4 28692 35470 6778 23,62
L5 28692 35470 6778 23,62
L6 28692 35470 6778 23,62
L7 29200 35470 6270 21,47
L8 28664 35294 6630 23,13
L9 25892 35294 9402 36,31
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Tab. D.55: FPGA Implementation Area Estimation Component BNN3
Level A [GE] Aˆ [GE] Aerr [GE] Aerr [%]
L0 163655 172023 8368 5,11
L1 163289 172071 8782 5,38
L2 163285 171825 8540 5,23
L3 163162 171796 8634 5,29
L4 163174 171796 8622 5,28
L5 163148 171796 8648 5,30
L6 163180 171796 8616 5,28
L7 163624 171844 8220 5,02
L8 163333 171764 8431 5,16
L9 160306 171668 11362 7,09
Tab. D.56: FPGA Implementation Area Estimation Component BNN4
Level A [GE] Aˆ [GE] Aerr [GE] Aerr [%]
L0 25690 30284 4594 17,88
L1 25452 30284 4832 18,98
L2 25452 30110 4658 18,30
L3 25452 30110 4658 18,30
L4 25446 30110 4664 18,33
L5 25452 30110 4658 18,30
L6 25452 30110 4658 18,30
L7 25684 30110 4426 17,23
L8 25548 30055 4507 17,64
L9 25548 30055 4507 17,64
Tab. D.57: FPGA Implementation Area Estimation Component BNN5
Level A [GE] Aˆ [GE] Aerr [GE] Aerr [%]
L0 25686 30112 4426 17,23
L1 25446 30112 4666 18,34
L2 25446 30086 4640 18,23
L3 25446 30086 4640 18,23
L4 25446 30086 4640 18,23
L5 25446 30086 4640 18,23
L6 25446 30086 4640 18,23
L7 25698 30086 4388 17,08
L8 25554 30042 4488 17,56
L9 25554 30042 4488 17,56
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Tab. D.58: FPGA Implementation Area Estimation Component BNN6
Level A [GE] Aˆ [GE] Aerr [GE] Aerr [%]
L0 173310 188544 15234 8,79
L1 171718 189736 18018 10,49
L2 165012 181226 16214 9,83
L3 165122 181197 16075 9,74
L4 164958 181149 16191 9,82
L5 164958 181182 16224 9,84
L6 165048 181160 16112 9,76
L7 166660 181252 14592 8,76
L8 164900 180831 15931 9,66
L9 156036 180779 24743 15,86
Tab. D.59: FPGA Implementation Area Estimation Component BNN7
Level A [GE] Aˆ [GE] Aerr [GE] Aerr [%]
L0 168813 184016 15203 9,01
L1 166123 184016 17893 10,77
L2 166123 183205 17082 10,28
L3 166123 183181 17058 10,27
L4 165945 182189 16244 9,79
L5 165945 182045 16100 9,70
L6 165949 182189 16240 9,79
L7 167833 182032 14199 8,46
L8 165747 181738 15991 9,65
L9 157247 181738 24491 15,57
Tab. D.60: FPGA Implementation Area Estimation Component BNN8
Level A [GE] Aˆ [GE] Aerr [GE] Aerr [%]
L0 174493 189908 15415 8,83
L1 172125 189967 17842 10,37
L2 167940 185210 17270 10,28
L3 167990 184941 16951 10,09
L4 165949 182032 16083 9,69
L5 166004 182176 16172 9,74
L6 165959 182045 16086 9,69
L7 167657 182045 14388 8,58
L8 165803 181640 15837 9,55
L9 157243 181594 24351 15,49
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Tab. D.61: FPGA Implementation Area Estimation Component BNN9
Level A [GE] Aˆ [GE] Aerr [GE] Aerr [%]
L0 37518 59733 22215 59,21
L1 35350 59733 24383 68,98
L2 35484 58682 23198 65,38
L3 35446 58693 23247 65,58
L4 35448 58682 23234 65,54
L5 35448 58676 23228 65,53
L6 35244 58676 23432 66,49
L7 37539 58676 21137 56,31
L8 35202 57215 22013 62,53
L9 26362 57215 30853 117,04
Tab. D.62: FPGA Implementation Area Estimation Component BNN10
Level A [GE] Aˆ [GE] Aerr [GE] Aerr [%]
L0 36004 52790 16786 46,62
L1 33952 52790 18838 55,48
L2 33952 50759 16807 49,50
L3 33952 50792 16840 49,60
L4 33952 50781 16829 49,57
L5 33952 50781 16829 49,57
L6 33952 50792 16840 49,60
L7 36004 50792 14788 41,07
L8 33802 50286 16484 48,77
L9 25118 50319 25201 100,33
Tab. D.63: FPGA Implementation Area Estimation Component BNN11
Level A [GE] Aˆ [GE] Aerr [GE] Aerr [%]
L0 25104 28799 3695 14,72
L1 24858 28971 4113 16,55
L2 24858 28797 3939 15,85
L3 24858 28797 3939 15,85
L4 24858 28797 3939 15,85
L5 24858 28797 3939 15,85
L6 24858 28797 3939 15,85
L7 25104 28797 3693 14,71
L8 24888 28742 3854 15,49
L9 24888 28742 3854 15,49
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Tab. D.64: FPGA Implementation Area Estimation Component BNN12
Level A [GE] Aˆ [GE] Aerr [GE] Aerr [%]
L0 25090 28799 3709 14,78
L1 24858 28799 3941 15,85
L2 24858 28773 3915 15,75
L3 24858 28773 3915 15,75
L4 24858 28773 3915 15,75
L5 24858 28773 3915 15,75
L6 24858 28773 3915 15,75
L7 25090 28773 3683 14,68
L8 24888 28729 3841 15,43
L9 24888 28729 3841 15,43
Tab. D.65: FPGA Implementation Area Estimation Component BNN13
Level A [GE] Aˆ [GE] Aerr [GE] Aerr [%]
L0 231313 245866 14553 6,29
L1 231144 245589 14445 6,25
L2 228537 242991 14454 6,32
L3 228433 242726 14293 6,26
L4 228438 242787 14349 6,28
L5 228405 242726 14321 6,27
L6 228394 242628 14234 6,23
L7 228711 242745 14034 6,14
L8 228405 242529 14124 6,18
L9 222791 244510 21719 9,75
Tab. D.66: FPGA Implementation Area Estimation Component BNN14
Level A [GE] Aˆ [GE] Aerr [GE] Aerr [%]
L0 233113 247651 14538 6,24
L1 232781 247651 14870 6,39
L2 231825 246999 15174 6,55
L3 231748 246393 14645 6,32
L4 230333 244647 14314 6,21
L5 230266 244719 14453 6,28
L6 230373 244719 14346 6,23
L7 230692 244658 13966 6,05
L8 230285 244515 14230 6,18
L9 224806 243309 18503 8,23
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Tab. D.67: Average Compilation Times of the FPGA Implementation of BNN Designs
Design topt [ms] tmap [ms] tsyn [ms] tsum [ms]
BNN0 7756 3178 2731 13666
BNN1 10186 3672 3364 17222
BNN2 8680 3092 2508 14280
BNN3 10325 3992 3092 17410
BNN4 4028 2447 1789 8264
BNN5 3806 2675 1795 8276
BNN6 272345 701076 169685 1143106
BNN7 24392 8372 4050 36814
BNN8 38385 28256 12710 79350
BNN9 17124 5098 4458 26680
BNN10 80516 4980 3792 89287
BNN11 3911 2666 1697 8273
BNN12 3563 2634 1608 7805
BNN13 17287 3917 13406 34611
BNN14 7105 4061 4711 15877
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D.2.3 Software Implementation of the BNNs
Tab. D.68: Software Communication Latencies of the BNNs (L9)
twrite,xB [ns] σ [ns] tread,y [ns] σ [ns] tcomm [ns] σ [ns]
0,00 0,00 0,00 0,00 0,00 0,00
0,00 0,00 0,00 0,00 0,00 0,00
47,26 0,91 52,25 1,49 99,51 1,39
0,00 0,00 0,00 0,00 0,00 0,00
46,92 0,74 51,58 0,00 98,51 0,74
47,59 0,91 51,92 0,74 99,51 1,39
0,00 0,00 0,00 0,00 0,00 0,00
0,00 0,00 0,00 0,00 0,00 0,00
0,00 0,00 0,00 0,00 0,00 0,00
0,00 0,00 0,00 0,00 0,00 0,00
0,00 0,00 0,00 0,00 0,00 0,00
0,00 0,00 0,00 0,00 0,00 0,00
0,00 0,00 51,92 0,74 51,92 0,74
0,00 0,00 0,00 0,00 0,00 0,00
0,00 0,00 0,00 0,00 0,00 0,00
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Tab. D.69: Software Execution Latencies of the BNNs (L9)
texec,init_x [ns] σ [ns] texec,calculate [ns] σ [ns] texec,get_y [ns] σ [ns] texec [ns] σ [ns]
82,20 62,02 393,04 113,21 70,22 4,91 545,46 176,39
216,99 174,18 325,81 259,67 511,85 126,64 1054,64 556,26
0,00 0,00 327,14 152,34 0,00 0,00 327,14 152,34
98,18 56,02 378,73 126,54 504,19 156,29 981,09 331,45
0,00 0,00 271,90 67,27 0,00 0,00 271,90 67,27
0,00 0,00 223,97 46,18 0,00 0,00 223,97 46,18
0,00 0,00 261,25 67,03 0,00 0,00 261,25 67,03
0,00 0,00 469,91 138,05 0,00 0,00 469,91 138,05
0,00 0,00 442,29 80,93 0,00 0,00 442,29 80,93
0,00 0,00 270,23 100,69 0,00 0,00 270,23 100,69
0,00 0,00 239,28 59,13 0,00 0,00 239,28 59,13
0,00 0,00 211,33 54,47 0,00 0,00 227,97 54,47
0,00 0,00 227,97 26,07 0,00 0,00 227,97 26,07
0,00 0,00 444,95 187,75 0,00 0,00 444,95 187,75
0,00 0,00 984,42 183,51 0,00 0,00 984,42 183,51
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Tab. D.70: Average Compilation Times of the Software Implementation of BNN Designs
Design topt [ms] tmap [ms] tsyn [ms] tsum [ms]
BNN0 3931 2281 366 6578
BNN1 4797 3835 396 9027
BNN2 4066 2420 356 6842
BNN3 4063 2792 374 7228
BNN4 2772 1305 309 4386
BNN5 2653 1287 305 4245
BNN6 102241 5030 503 107773
BNN7 11275 5466 455 17196
BNN8 19352 5662 481 25495
BNN9 7616 4675 519 12809
BNN10 32861 4469 459 37789
BNN11 2731 1303 299 4333
BNN12 2625 1290 302 4217
BNN13 9555 3677 411 13642
BNN14 5617 4325 416 10358
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D.3 Online Compression of Audio Streams
D.3.1 Description of the Audio Server
Fig. 7.14 summarizes the design of the audio server. The server application comprises the class Main and
several classes that implement algorithms for the encoding of audio frames for the purpose of compression.
A relatively rich class hierarchy is used to model the encoders. The abstract base class of the hierarchy
LPEncoder defines the common interface and data for encoders using linear prediction of waveforms. The
class GolombEncoder adds features specific to Golomb encoding [274]. Particular encoding algorithms
are defined by the classes AudioPaKEncoder and FLACEncoder.
The behavior of the operations performing the actual encoding in the class AudioPaKEncoder is given
in Listing D.13. The FLACEncoder uses a further predictor, which necessitates extensions in the intra-
channel decorrelation and the encoding algorithm. For the purpose of this thesis the FLACEncoder is not
used, since it does not support the full FLAC algorithm yet and is thus very similar to AudioPaK.
The operation main(...) in class Main first instantiates one or more encoder objects. In the core loop
it reads input samples from the audio sources and communicates them to the encoder object. The actual
encoding is performed asynchronously, whereas several coders can work concurrently. When a coder has
finished the compressed data is packed into an audio frame and is sent to the audio clients. The core loop
of the main(...) operation of class Main is given in Listing D.14. This design shows an advantage
of object-oriented modeling. The overall system functionality is decomposed into several reusable and
extensible classes.
Listing D.13: Behavior of encode()
/∗ i n t r a−c h a n n e l d e c o r r e l a t i o n ∗ /
2 s h o r t p d i f f 1 =0 , p d i f f 2 = 0 ;
s h o r t a b s _ e r r 0 = 0 , a b s _ e r r 1 = 0 , a b s _ e r r 2 = 0 , a b s _ e r r 3 = 0 ;
4 f i n i s h e d _ d = f a l s e ;
s h o r t psample = i s a m p l e s _ d [ 0 ] ;
6 f o r ( s h o r t i =1 ; i < i s i z e _ d ; i ++) {
s h o r t csample = i s a m p l e s _ d [ i ] ;
8 a b s _ e r r 0 += csample . abs ( ) ; / / P0
s h o r t d i f f 1 = csample − psample ;
10 a b s _ e r r 1 += d i f f 1 . abs ( ) ; / / P1
s h o r t d i f f 2 = ( d i f f 1 − p d i f f 1 ) ;
12 a b s _ e r r 2 += d i f f 2 . abs ( ) ; p d i f f 1 = d i f f 1 ; / / P2
s h o r t d i f f 3 = ( d i f f 2 − p d i f f 2 ) ;
14 a b s _ e r r 3 += d i f f 3 . abs ( ) ; p d i f f 2 = d i f f 2 ; / / P3
psample = csample ;
16 }
/∗ s e l e c t p r e d i c t o r w i t h l e a s t e r r o r ∗ /
18 p r e d i c t o r _ d = STATIC_PRED_S0 ;
i f ( a b s _ e r r 1 < a b s _ e r r 0 ) { / / use P1?
20 p r e d i c t o r _ d = STATIC_PRED_S1 ;
a b s _ e r r 0 = a b s _ e r r 1 ;
22 }
i f ( a b s _ e r r 2 < a b s _ e r r 0 ) { / / use P2?
24 p r e d i c t o r _ d = STATIC_PRED_S2 ;
a b s _ e r r 0 = a b s _ e r r 2 ;
26 }
i f ( a b s _ e r r 3 < a b s _ e r r 0 ) { / / use P3?
28 p r e d i c t o r _ d = STATIC_PRED_S3 ;
a b s _ e r r 0 = a b s _ e r r 3 ;
30 }
/∗ compute minimum number o f b i t s f o r Golomb code ∗ /
32 s h o r t e r r = i s i z e _ d ;
f o r ( golomb_d =( byte ) 0 , twopowk_d =( byte ) 1 ;
34 e r r < a b s _ e r r 0 ;
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golomb_d ++ , twopowk_d <<= 1 , e r r <<= ( s h o r t ) 1 )
36 { /∗ do n o t h i n g ∗ / }
/∗ encode samples ∗ /
38 s h o r t psample_m3 = i s a m p l e s _ d [ 0 ] ;
s h o r t psample_m2 = i s a m p l e s _ d [ 1 ] ;
40 s h o r t psample_m1 = i s a m p l e s _ d [ 2 ] ;
s h o r t o s a m p l e s _ i d x = 0 ;
42 f o r ( s h o r t i s a m p l e s _ i d x = p r e d i c t o r _ d ;
i s a m p l e s _ i d x < i s i z e _ d ;
44 i s a m p l e s _ i d x ++) {
i n t mask = ( i n t ) twopowk_d >> 1 ;
46 s h o r t csample = i s a m p l e s _ d [ i s a m p l e s _ i d x ] ;
i n t r e s i d u e = 0 ;
48 s w i t c h ( p r e d i c t o r _ d ) {
case STATIC_PRED_S0 :
50 r e s i d u e = csample ; break ;
case STATIC_PRED_S1 :
52 r e s i d u e = ( i n t ) ( csample − psample_m1 ) ; break ;
case STATIC_PRED_S2 :
54 r e s i d u e = ( i n t ) csample −
(2 ∗ psample_m1 − psample_m2 ) ; break ;
56 case STATIC_PRED_S3 :
r e s i d u e = ( i n t ) csample −
58 (3 ∗ psample_m1 − 3 ∗ psample_m2 + psample_m3 ) ;
break ;
60 d e f a u l t : ;
}
62 /∗ mapping o f n e g a t i v e v a l u e s ∗ /
i f ( r e s i d u e < 0 ) {
64 r e s i d u e = (+ r e s i d u e << 1) + 1 ;
}
66 e l s e {
r e s i d u e = r e s i d u e << 1 ;
68 }
/∗ w r i t e p r e c e d i n g b i t s −> s c a l e ∗ /
70 i f ( golomb_d > 0 ) {
whi le ( r e s i d u e > golomb_d ) {
72 r e s i d u e = r e s i d u e − golomb_d ;
osamples_d [ o s a m p l e s _ i d x ] = ( b i t ) 1 ;
74 o s a m p l e s _ i d x ++;
}
76 }
/∗ w r i t e s t o p b i t ∗ /
78 osamples_d [ o s a m p l e s _ i d x ] = ( b i t ) 0 ;
/∗ w r i t e r e m a i n i n g b i t s ∗ /
80 whi le ( mask > 0 ) {
osamples_d [ o s a m p l e s _ i d x ] = ( b i t ) r e s i d u e & mask ;
82 o s a m p l e s _ i d x ++;
mask = mask >> 1 ;
84 }
psample_m3 = psample_m2 ;
86 psample_m2 = psample_m1 ;
psample_m1 = csample ;
88 }
o s i z e _ d = o s a m p l e s _ i d x ;
90 f i n i s h e d _ d = t rue ;
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Listing D.14: Core Loop of main(...)
whi le ( working ) {
2 f o r ( i n t i =0 ; i <NUMBER_OF_CODERS; i ++) {
/∗ g e t n e x t samples from i n p u t ∗ /
4 . . .
/∗ g e t p r e v i o u s l y encoded frame ∗ /
6 i f ( c o d e r s [ i ] . f i n i s h e d _ d ) {
i f ( c o d e r s [ i ] . o s i z e _ d > 0 ) {
8 osamples = ( s h o r t [ ] ) c o d e r s [ i ] . osamples_d ;
o s i z e = c o d e r s [ i ] . o s i z e _ d ;
10 p r e d i c t o r = c o d e r s [ i ] . p r e d i c t o r _ d ;
/∗ b u i l d aud io frame and copy samples t o ne twork ∗ /
12 . . .
}
14 /∗ encode samples ∗ /
c o d e r s [ i ] . i s a m p l e s _ d = i s a m p l e s ;
16 c o d e r s [ i ] . i s i z e _ d = FRAME_SIZE ;
async c o d e r s [ i ] . encode ( ) ;
18 }
}
20 }
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<<auxiliary>>
FLACEncoder
+@STATIC_PRED_S0 : byte = 0
+@STATIC_PRED_S1 : byte = 1
+@STATIC_PRED_S2 : byte = 2
+@STATIC_PRED_S3 : byte = 3
+@STATIC_PRED_S4 : byte = 4
-twopowk_d : byte
+create() : FLACEncoder
+destroy() : void
+encode() : void
<<auxiliary>>
LPEncoder
+finished_d : boolean
+isamples_d : short[]
+osamples_d : bit[]
+predictor_d : byte
+osize_d : short
+isize_d : short
+setPredictor( predictor : byte ) : void
+create() : LPEncoder
+getPredictor() : byte
+encode() : void
+destroy() : void
<<auxiliary>>
GolombEncoder
+golomb_d : byte
+getGolombParameter() : byte
+create() : GolombEncoder
+destroy() : void
<<auxiliary>>
AudioPaKEncoder
+@STATIC_PRED_S0 : byte = 0
+@STATIC_PRED_S1 : byte = 1
+@STATIC_PRED_S2 : byte = 2
+@STATIC_PRED_S3 : byte = 3
-twopowk_d : byte
+create() : AudioPaKEncoder
+destroy() : void
+encode() : void
<<focus>>
Main
+@NUMBER_OF_CODERS : int = 1
+@FRAME_SIZE : int = 1152
+destroy() : void
+create() : Main
+main() : int
encode_samples
+ctrl 1
+encode
0..*
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D.3.2 Implementation of the Audio Server
Tab. D.71: Communication Timing of the Audio Server (L9)
#Samples tread [ns] σ [ns] twrite [ns] σ [ns] tcomm [ns] σ [ns]
192 147948,24 472,10 4101,43 105,60 152049,66 576,16
384 295027,53 670,48 9154,83 89,53 304182,36 755,41
576 442052,25 646,71 17890,50 9754,95 459942,75 9860,62
768 592608,14 12326,46 42600,23 5803,16 635208,37 15372,7
960 735717,80 787,56 70192,51 1938,18 805910,31 803264,38
1152 925127,59 102560,41 91080,54 1681,49 1016208,13 103534,79
Tab. D.72: Execution Timing of the Audio Server (L9)
#Samples texec [ns] σ [ns] tsum [ns] σ [ns]
192 207014,75 6019,83 359064,41 5986,03
384 442773,59 15624,39 746955,96 15734,76
576 650667,93 36031,01 1110610,68 30076,86
768 854566,00 36556,61 1489774,37 42489,04
960 1079957,96 32507,42 1885868,28 32539,99
1152 1182947,08 33282,36 2199155,21 111410,68
Tab. D.73: FPGA Implementation Characteristics of the Audio Server Component (L9)
#FSMStates A [GE] #FF #LUT #BRAM fmax [MHz]
93 328435 705 1990 4 45
Tab. D.74: FPGA Implementation Area Estimation of Audio Server Component (L9)
A [GE] Aˆ [GE] Aerr [GE] Aerr [%]
328435 306809 -21626 -7,05
Tab. D.75: Compilation Times of the FPGA Implementation of the Audio Server (L9)
topt [ms] tmap [ms] tsyn [ms] tsum [ms]
12781 3438 4500 20719
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